Microchip Technology AT24C128N-10SI-2.5
- Part No.:
- AT24C128N-10SI-2.5
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128N-10SI-2.5.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,955
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128N-10SI-2.5 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for industrial temperature operation (−40°C to +85°C), low-voltage compatibility (2.5V to 5.5V), and noise-immune I²C communication at up to 400 kHz. It features hardware write protection via the WP pin, 64-byte page write capability, and 100,000 write cycles endurance - deployed in embedded controllers, power management units, and sensor calibration storage.
For engineers reviewing the AT24C128N-10SI-2.5 datasheet, AT24C128N-10SI-2.5 pinout, AT24C128N-10SI-2.5 application, or AT24C128N-10SI-2.5 equivalent, key selection considerations include its industrial-grade 2.5V–5.5V supply range, 400 kHz I²C speed at 2.5V, 64-byte page write mode, WP-enabled hardware data lock, and SOIC-8 (8S1) package with 0.150" width.
Technical Context
The AT24C128N-10SI-2.5 implements a standard I²C-compatible two-wire interface with open-drain SDA and edge-triggered SCL, supporting bidirectional data transfer and 7-bit device addressing with A0/A1 inputs enabling up to four devices on one bus. Its internal architecture organizes memory as 256 pages of 64 bytes each, with automatic address incrementing during sequential reads/writes and roll-over behavior at page boundaries.
It uses Schmitt-trigger inputs with filtering for robust noise immunity, supports acknowledge polling during write cycles, and enters low-power standby mode after STOP condition or power-up. The WP pin provides dual-mode protection: hardware lock when tied to VCC, and software-controlled lock via dynamic high-level assertion before write commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), organized as 256 pages × 64 bytes - enables compact firmware parameter storage without external address latches. |
| Supply Voltage Range | 2.5V to 5.5V - supports direct interfacing with 2.5V/3.3V/5V microcontrollers without level shifters. |
| I²C Clock Frequency | Up to 400 kHz at 2.5V - ensures reliable communication in industrial environments with moderate timing margins. |
| Write Cycle Time | Max 10 ms - defines minimum inter-write interval; compatible with real-time systems requiring deterministic EEPROM update latency. |
| Endurance | 100,000 write cycles - sufficient for logging, configuration, or calibration data updated daily over 27 years. |
| Data Retention | 40 years at 85°C - guarantees long-term integrity of stored settings in unattended equipment. |
| Standby Current | 0.5 µA max at 2.5V - minimizes quiescent power in battery-backed or energy-sensitive applications. |
Pinout & Package
AT24C128N-10SI-2.5 is packaged in an 8-lead, 0.150" wide JEDEC SOIC (package code 8S1), compliant with RoHS and rated for industrial temperature operation (−40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high to configure one of four possible I²C addresses (0x50–0x53); floating defaults to logic low. |
| A1 | Device Address Input | Second address bit; used with A0 to support multi-device I²C bus topology without address conflict. |
| NC | No Connect | Internally unused pin; must remain unconnected per datasheet - no pull-up/down or routing required. |
| GND | Ground Reference | System common return path; requires low-impedance connection to minimize noise coupling into SDA/SCL lines. |
| VCC | Power Supply | Accepts 2.5V–5.5V; bypass capacitor (0.1 µF) recommended near pin to suppress I²C switching transients. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND or left floating enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up; determines maximum I²C transaction rate (≤400 kHz at 2.5V). |
| SDA | Serial Data I/O | Open-drain bidirectional line; shared across multiple I²C devices; requires external pull-up resistor (typically 2.2–10 kΩ). |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | 64-byte burst writes reduce I²C transaction overhead by >90% vs. byte-by-byte programming - critical for fast configuration updates. |
| Schmitt Trigger Inputs | Filtered SCL/SDA inputs reject fast transient noise (e.g., ESD, motor switching) without external RC networks. |
| Hardware Write Protection | WP pin enables fail-safe locking of critical parameters (e.g., calibration coefficients, security keys) against accidental overwrite. |
| Industrial Temperature Range | Guaranteed operation from −40°C to +85°C - suitable for automotive ECUs, industrial PLCs, and outdoor metering hardware. |
| Low Standby Current | 0.5 µA max at 2.5V allows integration into always-on systems powered by coin cells or energy harvesters. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, pulse-count history, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with write-protection for regulatory-critical data; accessed via microcontroller's I²C peripheral. Use Value: WP pin prevents unauthorized modification of billing parameters; 40-year retention ensures lifetime data integrity without battery backup. | Use Scenario: Holding I/O mapping tables, PID tuning constants, and firmware update flags in programmable logic controllers. IC Role / Device Role / Timing Role: Configuration EEPROM interfaced to ARM Cortex-M host MCU; updated only during commissioning or maintenance. Use Value: 64-byte page writes enable fast loading of multi-parameter sets; industrial temp rating matches PLC enclosure conditions. |
| Medical Sensor Calibration | Automotive Body Control Module |
Use Scenario: Storing factory-calibrated offset/gain values for temperature, pressure, and humidity sensors in portable diagnostic devices. IC Role / Device Role / Timing Role: Calibration data repository accessed at power-up; write-protected after initial programming. Use Value: Hardware WP eliminates risk of field recalibration errors; 100K endurance supports production-line programming verification cycles. | Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles in vehicle body control units. IC Role / Device Role / Timing Role: Persistent user preference storage linked to CAN gateway MCU via I²C; updated on button press or ignition cycle. Use Value: 2.5V–5.5V operation tolerates automotive battery fluctuations (e.g., cold crank at 6V, sleep mode at 2.8V); SOIC-8 eases PCB layout in space-constrained modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C128-WMN6TP | Same 128 Kbit size, 2.5V–5.5V supply, SOIC-8 package, but rated for −40°C to +105°C and offers 1 MHz I²C at 5V (vs. 400 kHz at 2.5V for AT24C128N-10SI-2.5). | Higher max ambient temperature suits under-hood automotive use; faster 5V operation benefits host MCU bandwidth. | Select M24C128-WMN6TP if extended temperature margin or 5V system integration is required; verify WP functionality matches design intent. |
| ON Semiconductor CAT24C128WI-GT3 | Identical 128 Kbit, 2.5V–5.5V, SOIC-8, industrial temp rating, but specifies 1 µA max standby current (vs. 0.5 µA for AT24C128N-10SI-2.5) and lacks explicit 400 kHz AC characterization at 2.5V. | Suitable for cost-sensitive industrial designs where ultra-low standby is noncritical; pinout and protocol fully compatible. | Choose CAT24C128WI-GT3 for second-source assurance in volume production; confirm I²C timing compliance at target VCC and frequency. |
Compared with M24C128-WMN6TP and CAT24C128WI-GT3, AT24C128N-10SI-2.5 delivers the lowest industrial-grade standby current (0.5 µA) and guaranteed 400 kHz I²C performance at 2.5V - making it optimal for battery-constrained or mixed-voltage embedded systems requiring deterministic timing and robust data protection.
Availability
AT24C128N-10SI-2.5 is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical sensor calibration, and automotive body control modules requiring stable component supply across extended lifecycle programs.
Supply support for AT24C128N-10SI-2.5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on reliability, longevity, and embedded system integration.
The AT24C128 family was designed for robust, low-power serial data storage in industrial, automotive, and consumer systems - emphasizing noise immunity, flexible voltage operation, and hardware-based data security.
FAQ
What is the maximum I²C clock frequency supported by AT24C128N-10SI-2.5 at 2.5V?
The AT24C128N-10SI-2.5 supports up to 400 kHz I²C clock frequency when operated at 2.5V, as specified in its AC characteristics table. This is lower than its 1 MHz rating at 5V but ensures reliable timing margins under low-voltage industrial conditions. The device automatically adapts to the host controller's SCL rate within this limit, and no configuration register is required to enable this speed.
Does AT24C128N-10SI-2.5 require external pull-up resistors on SDA and SCL lines?
Yes, AT24C128N-10SI-2.5 requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; 4.7 kΩ is commonly used for standard-mode (100 kHz) and fast-mode (400 kHz) operation with ≤400 pF total bus load. The AT24C128N-10SI-2.5 itself does not integrate pull-ups.
How does the WP pin function on AT24C128N-10SI-2.5, and what happens if it is left unconnected?
On AT24C128N-10SI-2.5, the WP pin provides hardware write protection: tying it to VCC disables all write operations, while connecting it to GND enables full read/write access. If left unconnected, an internal pull-down circuit asserts WP low, allowing normal writes. This default behavior simplifies prototyping but requires deliberate routing to VCC in production for secure parameter locking - no software command can override this hardware state.
What package type and dimensions does AT24C128N-10SI-2.5 use?
AT24C128N-10SI-2.5 uses an 8-lead, 0.150" wide JEDEC-standard SOIC package (package code 8S1), measuring 4.90 mm × 3.91 mm × 1.75 mm (L × W × H). It complies with IPC-7351B footprint standards and is compatible with standard SOIC-8 reflow profiles. The "SI" suffix explicitly denotes this SOIC-8 industrial-grade variant, distinguishing it from PDIP, TSSOP, or dBGA versions in the same family.
Can AT24C128N-10SI-2.5 be used alongside other AT24C128 variants on the same I²C bus?
Yes, AT24C128N-10SI-2.5 can share an I²C bus with up to three other AT24C128 devices (e.g., AT24C128-10PI-2.7 or AT24C128W-10SI-2.5) using unique combinations of A0 and A1 pins. Each device responds only to its assigned 7-bit address (0x50–0x53), enabling modular system design with distributed nonvolatile storage. All variants maintain identical I²C protocol timing and command structure, ensuring interoperability regardless of voltage option or package.
AT24C128N-10SI-2.5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128N-10SI-2.5 FAQ
1.How can I place an order for AT24C128N-10SI-2.5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128N-10SI-2.5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128N-10SI-2.5 reliable?
The price and inventory of AT24C128N-10SI-2.5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128N-10SI-2.5 is usually 5 days.
3.What payment methods are accepted for AT24C128N-10SI-2.5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128N-10SI-2.5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128N-10SI-2.5?
AT24C128N-10SI-2.5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128N-10SI-2.5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128N-10SI-2.5?
For technical support, including AT24C128N-10SI-2.5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128N-10SI-2.5 requirements.
6.How does Aetrix verify that AT24C128N-10SI-2.5 is sourced from the original manufacturer or authorized distributors?
All AT24C128N-10SI-2.5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128N-10SI-2.5 meets industry standards.
7.What is the process for return or replacement of AT24C128N-10SI-2.5?
All AT24C128N-10SI-2.5 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128N-10SI-2.5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128N-10SI-2.5 part is unused and in its original packaging.
Return procedure for AT24C128N-10SI-2.5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128N-10SI-2.5 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
