Microchip Technology AT24C128N-10SU-1.8
- Part No.:
- AT24C128N-10SU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128N-10SU-1.8.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128N-10SU-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage embedded systems. It operates from 1.8 V to 3.6 V, supports 100 kHz I²C bus speed at 1.8 V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 40-year data retention - used in industrial sensor calibration storage and power meter firmware parameter backup.
For engineers reviewing the AT24C128N-10SU-1.8 datasheet, AT24C128N-10SU-1.8 pinout, AT24C128N-10SU-1.8 application, or AT24C128N-10SU-1.8 equivalent, key selection considerations include its 1.8 V operation range, 64-byte page write capability, Schmitt-triggered noise-immune inputs, and compatibility with standard I²C controllers in space-constrained industrial modules.
Technical Context
The AT24C128N-10SU-1.8 implements a standard two-wire (I²C-compatible) serial interface with open-drain SDA and edge-triggered SCL, supporting cascaded addressing via A0/A1 pins for up to four devices on one bus. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling partial-page writes without rollover within the same page boundary.
It uses an internal proprietary bias circuit on A0, A1, and WP pins to pull them low when floating (if capacitive coupling to VCC plane is <3 pF), ensuring deterministic behavior in unconnected configurations. The device enters low-power standby mode after STOP condition receipt and supports acknowledge polling to detect write cycle completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16,384 × 8), sufficient for storing configuration tables, calibration coefficients, or boot parameters in microcontroller-based systems |
| Supply voltage range | 1.8 V to 3.6 V - enables direct interfacing with 1.8 V logic families and ultra-low-power battery-powered designs |
| I²C clock frequency | 100 kHz at 1.8 V - defines maximum reliable communication rate under low-voltage conditions |
| Write endurance | 1,000,000 cycles - supports frequent field-updatable settings in industrial control applications |
| Data retention | 40 years at +25 °C - ensures long-term validity of stored calibration or security keys without refresh |
| Page write size | 64 bytes - allows efficient bulk updates while minimizing bus occupancy and host controller overhead |
| Standby current | 0.2 µA at 1.8 V - critical for always-on IoT endpoints where quiescent power must be sub-microamp |
Pinout & Package
AT24C128N-10SU-1.8 is packaged in an 8-lead SOIC (JEDEC SOIC, package code 8S1), 3.9 mm × 4.9 mm body, green RoHS-compliant lead-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device address input | Hardwired or left floating (internally pulled down); selects one of four possible I²C addresses on shared bus |
| A1 | Device address input | Same function as A0; combined with A0, enables up to four AT24C128N-10SU-1.8 devices on single I²C bus |
| NC | No connect | Internally unconnected; must remain unconnected on PCB to avoid undefined behavior |
| GND | Ground reference | System ground return path for all internal circuitry and I/O signaling |
| VCC | Power supply | 1.8 V to 3.6 V supply input; decoupling capacitor required near pin for noise immunity |
| WP | Write protect control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables normal write operations |
| SCL | Serial clock input | Positive-edge sampled clock for synchronous data transfer; requires external pull-up resistor |
| SDA | Serial data bidirectional I/O | Open-drain line shared across multiple devices; requires external pull-up resistor and supports wire-OR logic |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-triggered inputs | Suppresses noise on SCL/SDA lines in electrically noisy industrial environments, eliminating false clock/data transitions |
| 64-byte page write mode | Reduces I²C transaction count by up to 64× versus byte-write for contiguous data, lowering host CPU load and bus contention |
| Self-timed write cycle | Internal 5 ms max erase/write completes autonomously; host only needs to poll ACK - no timing-critical software delays required |
| Hardware + software write protection | WP pin provides physical lockout; software address locking further secures specific memory regions against accidental overwrite |
| Extended temperature support | Qualified for –40 °C to +85 °C operation - suitable for deployment in outdoor meters, factory automation, and automotive body electronics |
Applications
| Smart Energy Metering | Industrial Sensor Calibration |
|---|---|
Use Scenario: Storing tariff schedules, meter ID, and accumulated kWh readings in utility-grade electricity meters operating on 1.8 V backup rails. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 40-year retention and 1M write cycles for daily firmware updates and tamper logs. Use Value: Eliminates need for external battery-backed SRAM; reduces BOM cost and board area while meeting IEC 62056 compliance for data integrity. | Use Scenario: Holding factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Persistent configuration storage accessed during power-up initialization via I²C from MCU. Use Value: Enables plug-and-play sensor replacement without manual recalibration; supports field updates via service port using same 1.8 V interface. |
| Medical Diagnostic Equipment | Automotive Body Control Module |
Use Scenario: Saving user-defined test protocols and last-used settings in portable ultrasound or ECG devices powered by Li-ion cells. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8 V microcontroller I²C peripheral without level shifters. Use Value: Extends battery life via 0.2 µA standby current; withstands >100,000 clinical session saves over product lifetime. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in 12 V vehicle systems with local 1.8 V LDO regulation. IC Role / Device Role / Timing Role: Configuration storage accessed during ignition-on initialization; WP pin tied to MCU GPIO for dynamic lock/unlock. Use Value: Survives automotive load-dump transients via robust 7 V absolute max rating; qualified to extended industrial temp range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-SSHM-T | Successor part with improved reliability; same 128 Kbit density, 1.8 V operation, and SOIC-8 package; supports 1 MHz I²C at 2.5–5.5 V but only 400 kHz at 1.8 V | Designed for new designs; includes enhanced ESD protection and tighter AC specs; not drop-in compatible due to different ordering suffix and qualification status | Select when starting new designs requiring long-term supply assurance and latest process node; verify timing margins at 100 kHz in 1.8 V systems |
| M24128-BWMN6TP | STMicroelectronics 128 Kbit EEPROM; identical 1.8–3.6 V range, 100 kHz I²C, SOIC-8 package, and 1M/40y specs; differs in WP polarity (active-low vs active-high) | Pinout-compatible but requires inverted WP control logic; same footprint and thermal profile; fully RoHS/halogen-free | Use where second-source diversification is required; validate WP signal inversion in host firmware and ensure SDA/SCL rise time meets 10 kΩ pull-up spec |
Compared with AT24C128N-10SU-1.8, AT24C128B-SSHM-T offers longer-term availability and enhanced robustness but requires design review for I²C timing at 1.8 V, while M24128-BWMN6TP provides true pinout compatibility with minor firmware adaptation for WP polarity - both retain identical memory organization and endurance.
Availability
AT24C128N-10SU-1.8 is available at Aetrix Electronics and suitable for smart energy metering, industrial sensor calibration, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for AT24C128N-10SU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company delivering microcontrollers, analog components, and memory solutions for embedded control applications.
The AT24C128N-10SU-1.8 belongs to Microchip's legacy serial EEPROM product line, designed specifically for reliable, low-voltage nonvolatile data storage in industrial, metering, and consumer systems where write endurance and data retention are critical.
FAQ
What is the maximum I²C clock frequency supported by AT24C128N-10SU-1.8 at 1.8 V?
The AT24C128N-10SU-1.8 supports a maximum I²C clock frequency of 100 kHz when operating at 1.8 V. This is specified in Table 4 (AC Characteristics – Industrial Temperatures) and reflects the reduced slew rate and timing margins inherent to low-voltage operation. Higher frequencies (400 kHz or 1 MHz) require ≥2.5 V supply per datasheet limits.
Does AT24C128N-10SU-1.8 support page write operations, and what is the page size?
Yes, AT24C128N-10SU-1.8 supports 64-byte page write operations. The memory is internally organized into 256 pages of 64 bytes each. Page writes allow up to 64 sequential bytes to be written in a single I²C transaction, significantly improving throughput over byte-write mode. Partial page writes are permitted, and address roll-over occurs within the same page boundary.
How does the Write Protect (WP) pin function on AT24C128N-10SU-1.8?
The WP pin on AT24C128N-10SU-1.8 is an active-high hardware write protection input. When WP is tied to VCC, all write operations (byte and page) are inhibited. When WP is grounded, normal write functionality is enabled. If left floating, the pin is internally pulled down (for coupling <3 pF), defaulting to write-enabled - though Microchip recommends hardwiring for deterministic behavior.
What is the endurance and data retention specification for AT24C128N-10SU-1.8?
AT24C128N-10SU-1.8 guarantees 1,000,000 write cycles and 40 years of data retention at +25 °C. These values are confirmed in Tables 4 and 5 (AC Characteristics) and apply to devices bearing the "B" process letter - which AT24C128N-10SU-1.8 qualifies for per ordering information and revision notes in the datasheet.
Is AT24C128N-10SU-1.8 pin-compatible with AT24C128B-SSHM-T?
No, AT24C128N-10SU-1.8 is not pin-compatible with AT24C128B-SSHM-T in terms of guaranteed drop-in replacement. While both use SOIC-8 packages and share identical pin functions (A0, A1, WP, SCL, SDA, VCC, GND, NC), AT24C128B-SSHM-T is a newer generation with revised internal timing and qualification - Microchip explicitly states AT24C128N-10SU-1.8 is "not recommended for new design" and directs users to the B-series datasheet for updated specs and layout guidance.
AT24C128N-10SU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128N-10SU-1.8 FAQ
1.How can I place an order for AT24C128N-10SU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128N-10SU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128N-10SU-1.8 reliable?
The price and inventory of AT24C128N-10SU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128N-10SU-1.8 is usually 5 days.
3.What payment methods are accepted for AT24C128N-10SU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128N-10SU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128N-10SU-1.8?
AT24C128N-10SU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128N-10SU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128N-10SU-1.8?
For technical support, including AT24C128N-10SU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128N-10SU-1.8 requirements.
6.How does Aetrix verify that AT24C128N-10SU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT24C128N-10SU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128N-10SU-1.8 meets industry standards.
7.What is the process for return or replacement of AT24C128N-10SU-1.8?
All AT24C128N-10SU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128N-10SU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128N-10SU-1.8 part is unused and in its original packaging.
Return procedure for AT24C128N-10SU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128N-10SU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
