Microchip Technology AT24C128N-10SU-2.7
- Part No.:
- AT24C128N-10SU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128N-10SU-2.7.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128N-10SU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C bus speed at 2.7V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 40-year data retention. It is used in embedded systems for configuration storage, calibration data logging, and firmware parameter backup.
For engineers reviewing the AT24C128N-10SU-2.7 datasheet, AT24C128N-10SU-2.7 pinout, AT24C128N-10SU-2.7 application, or AT24C128N-10SU-2.7 equivalent, this page provides verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options - all grounded in the official AT24C128/256 datasheet (0670T–SEEPR–3/07).
Technical Context
The AT24C128N-10SU-2.7 implements a standard I²C-compatible two-wire interface with open-drain SDA and edge-triggered SCL, supporting up to four devices on a shared bus via A0/A1 address inputs. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling partial-page writes and automatic address roll-over within pages.
It integrates Schmitt-trigger inputs with noise filtering, bidirectional data transfer protocol with 9-bit acknowledge cycle, and hardware/software write protection through the dedicated WP pin. The device enters low-power standby mode after STOP condition receipt and supports acknowledge polling during internal write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing >16 KB of persistent configuration or calibration data |
| Supply Voltage Range | 2.7V to 5.5V - compatible with 3.3V and 5V logic domains without level shifting |
| I²C Clock Frequency | 400 kHz at 2.7V - enables fast parameter updates while maintaining noise immunity in noisy industrial environments |
| Write Cycle Time | Max 5 ms (process "B" devices) - defines minimum interval between successive write commands |
| Endurance & Retention | 1 million write cycles / 40 years data retention - validated for long-life deployment in field-upgradable equipment |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade operation without derating |
| Package | 8-lead SOIC (JEDEC 8S1) - surface-mount compatible with standard reflow profiles and automated assembly |
Pinout & Package
AT24C128N-10SU-2.7 is supplied in an 8-lead JEDEC SOIC package (8S1), measuring 4.90 mm × 3.90 mm × 1.75 mm (max height), RoHS-compliant and halogen-free ("U" suffix). Pin 1 is located at the top-left corner with notch or dot marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down); selects one of four possible I²C addresses on shared bus |
| A1 | Device Address Input | Same function as A0; combined with A0, enables up to four AT24C128N-10SU-2.7 devices on same I²C bus |
| NC | No Connect | Unbonded pin; must remain unconnected - no routing or pull-up/pull-down required |
| GND | Ground Reference | Primary return path for VCC and signal currents; requires low-impedance connection to system ground plane |
| VCC | Power Supply | Accepts 2.7V–5.5V; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin |
| WP | Write Protect Control | Active-high: tied to VCC disables all writes; tied to GND enables full read/write access |
| SCL | Serial Clock Input | Positive-edge clock for data sampling; requires external pull-up resistor (typically 2.2–10 kΩ) |
| SDA | Serial Data I/O | Open-drain bidirectional line; shares pull-up with other I²C devices; supports wire-OR topology |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte Page Write Mode | Enables burst programming of up to 64 bytes per command, reducing I²C transaction overhead by ~94% vs. byte-write for full-page updates |
| Schmitt Trigger Inputs | Provides hysteresis on SCL/SDA/A0/A1 pins, rejecting noise spikes <150 mV and ensuring reliable timing in electrically noisy industrial settings |
| Hardware Write Protection | WP pin allows board-level lockout of memory writes - critical for preventing accidental corruption of boot parameters or security keys |
| Self-timed Write Cycle | Internal timer eliminates need for host MCU to manage write delay; host can poll ACK to detect completion instead of fixed wait |
| Extended Temp Support | Qualified from –40°C to +85°C with full AC/DC specs guaranteed - suitable for outdoor metering, factory automation, and transportation electronics |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing sensor offset/gain coefficients and linearization tables in temperature, pressure, or flow transmitters deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up and recalibration routines; retains values across cold starts and brownouts. Use Value: Enables field-replaceable sensor modules with unique calibration data preserved independently of host MCU firmware. | Use Scenario: Holding user-selectable therapy modes, alarm thresholds, and device ID in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required operational logs and safety-critical configuration; WP pin prevents runtime modification. Use Value: Meets IEC 62304 software lifecycle requirements by isolating configuration from executable code and enabling audit-ready change history. |
| Smart Energy Meter Firmware | Automotive Body Control Module |
Use Scenario: Saving tariff schedules, demand-response settings, and tamper-event timestamps in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced via I²C to metering SoC; accessed only during scheduled updates or fault recovery. Use Value: Guarantees 40-year data integrity under continuous 50/60 Hz magnetic fields and thermal cycling - validated per ANSI C12.1 and IEC 62056. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in automotive BCMs operating in under-hood environments. IC Role / Device Role / Timing Role: Industrial-temp EEPROM co-located with microcontroller; survives 1000+ thermal cycles (-40°C to +105°C ambient). Use Value: Eliminates need for external voltage supervisors or backup capacitors due to robust 2.7V operation and fast 400 kHz writes during ignition-on initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-SSHM-T | Successor part with identical 128K × 8 organization, same 8S1 package, but enhanced reliability (1M cycles guaranteed across full 1.7–5.5V range) | Recommended for new designs; supports wider voltage range and extended qualification including AEC-Q200 stress testing | Select when designing new products requiring long-term supply assurance and automotive-qualified variants |
| M24128-BWMN6TP | STMicroelectronics 128K I²C EEPROM in 8-lead SOIC; supports 1 MHz @ 5V, 400 kHz @ 2.5V, and 100 kHz @ 1.8V; 3 ms max write time | Offers faster write performance and broader voltage compatibility (1.7–5.5V), but lacks extended temp validation beyond –40°C to +85°C | Choose when higher-speed writes or dual-voltage flexibility (e.g., battery-backed 1.8V + main 3.3V rail) are prioritized over extended temp certification |
Compared with AT24C128N-10SU-2.7, AT24C128B-SSHM-T provides guaranteed 1M endurance across its full voltage range and formal AEC-Q200 readiness, while M24128-BWMN6TP delivers faster 3 ms writes and broader 1.7–5.5V operation - both require minor layout review for decoupling and pull-up tuning but no PCB redesign.
Availability
AT24C128N-10SU-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and smart energy meter firmware requiring stable component supply and long-term data integrity.
Supply support for AT24C128N-10SU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on reliability and long-term product support.
The AT24C128N-10SU-2.7 belongs to Microchip's legacy AT24Cxx serial EEPROM family, designed specifically for cost-sensitive, space-constrained industrial and commercial systems requiring robust, low-power, I²C-compatible nonvolatile storage.
FAQ
What is the maximum I²C clock frequency supported by AT24C128N-10SU-2.7 at 2.7V?
The AT24C128N-10SU-2.7 supports up to 400 kHz I²C clock frequency when operated at 2.7V, as specified in Table 4 (AC Characteristics – Industrial Temperatures) of the official datasheet. This ensures reliable communication in electrically noisy industrial environments while maintaining timing margins for standard microcontroller GPIO-based bit-banging or hardware I²C peripherals.
Does AT24C128N-10SU-2.7 support hardware write protection?
Yes, AT24C128N-10SU-2.7 includes a dedicated Write Protect (WP) pin. When WP is driven high to VCC, all write operations-including byte, page, and erase-are inhibited. When WP is tied to GND, full read/write access is enabled. This hardware lock provides deterministic, board-level protection against accidental or malicious firmware corruption.
What package type is used for AT24C128N-10SU-2.7?
AT24C128N-10SU-2.7 uses an 8-lead JEDEC SOIC package (designated 8S1), with body dimensions of 4.90 mm × 3.90 mm and maximum height of 1.75 mm. The "U" suffix confirms it is lead-free, halogen-free, and RoHS-compliant - suitable for modern automated SMT assembly and reflow processes.
How many devices can share the same I²C bus using AT24C128N-10SU-2.7?
Up to four AT24C128N-10SU-2.7 devices can be connected to a single I²C bus using the A0 and A1 address input pins. Each device is assigned a unique 3-bit chip address (1010xx0), where xx is determined by the logic state of A0 and A1 - allowing flexible multi-device configurations without address conflicts.
Is AT24C128N-10SU-2.7 suitable for extended temperature applications?
No - AT24C128N-10SU-2.7 is rated for industrial temperature range (–40°C to +85°C) only. While some process "B" variants of the AT24C128 family support extended temperature (–40°C to +125°C), the AT24C128N-10SU-2.7 ordering code corresponds to the standard industrial-grade version, as confirmed in the Ordering Information table (page 13) and Absolute Maximum Ratings section.
AT24C128N-10SU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128N-10SU-2.7 FAQ
1.How can I place an order for AT24C128N-10SU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128N-10SU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128N-10SU-2.7 reliable?
The price and inventory of AT24C128N-10SU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128N-10SU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C128N-10SU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128N-10SU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128N-10SU-2.7?
AT24C128N-10SU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128N-10SU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128N-10SU-2.7?
For technical support, including AT24C128N-10SU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128N-10SU-2.7 requirements.
6.How does Aetrix verify that AT24C128N-10SU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C128N-10SU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128N-10SU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C128N-10SU-2.7?
All AT24C128N-10SU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128N-10SU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128N-10SU-2.7 part is unused and in its original packaging.
Return procedure for AT24C128N-10SU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128N-10SU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
