Microchip Technology AT24C128N-10SU-2.7-T
- Part No.:
- AT24C128N-10SU-2.7-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C128N-10SU-2.7-T.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128N-10SU-2.7-T from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports up to 1 MHz I²C bus speed at 5V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 40-year data retention. It is commonly used in embedded system configuration storage, sensor calibration data logging, and power meter firmware parameter backup.
For engineers reviewing the AT24C128N-10SU-2.7-T datasheet, AT24C128N-10SU-2.7-T pinout, AT24C128N-10SU-2.7-T application, or AT24C128N-10SU-2.7-T equivalent, key selection considerations include its 8-lead SOIC package, 2.7–5.5V supply range, 64-byte page write capability, Schmitt-triggered noise-immune inputs, and compatibility with standard I²C controllers in microcontroller-based designs.
Technical Context
The AT24C128N-10SU-2.7-T implements a standard two-wire (I²C-compatible) serial interface with open-drain SDA and active-high SCL, supporting cascaded addressing via A0/A1 pins for up to four devices on one bus. Its memory is organized as 256 pages of 64 bytes each, enabling efficient partial-page writes without erasing entire pages.
It uses internal address auto-increment during sequential reads/writes and supports acknowledge polling to detect write completion. The device includes Schmitt-triggered inputs and digital noise filtering on SDA/SCL, ensuring robust operation in electrically noisy industrial environments with VIL/VIH thresholds defined across its full 2.7–5.5V operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing firmware parameters, calibration coefficients, or device identity data in space-constrained systems. |
| Supply Voltage Range | 2.7V to 5.5V - compatible with both 3.3V and 5V logic domains without level shifting. |
| I²C Clock Frequency | Up to 1 MHz at 5V; 400 kHz at 2.7V - enables fast configuration loading while maintaining timing margin at lower voltages. |
| Write Cycle Time | Max 5 ms (characterized for "B" process version) - defines minimum interval between successive write commands; impacts real-time logging latency. |
| Endurance & Retention | 1 million write cycles, 40-year data retention - ensures long-term reliability in infrequently updated but mission-critical storage applications. |
| Package | 8-lead SOIC (JEDEC 8S1, 150-mil width) - industry-standard surface-mount footprint compatible with automated assembly and legacy PCB layouts. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade operation in harsh ambient conditions. |
Pinout & Package
AT24C128N-10SU-2.7-T is supplied in an 8-lead JEDEC-standard SOIC package (8S1), measuring 4.90 mm × 3.90 mm × 1.75 mm, with gull-wing leads and RoHS-compliant green finish ("U" suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardware-selectable LSB of 3-bit device address; tied high/low or left floating (internally pulled down) to configure one of four possible I²C addresses on shared bus. |
| A1 | Device Address Input | Hardware-selectable MSB of 3-bit device address; used with A0 to enable up to four AT24C128N-10SU-2.7-T devices on same I²C bus. |
| NC | No Connect | Unbonded die pad; must remain unconnected on PCB to avoid parasitic coupling or latch-up risk. |
| GND | Ground Reference | Primary return path for all internal circuitry and I/O; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | Single 2.7–5.5V supply powering EEPROM core and I/O buffers; decoupling capacitor (0.1 µF) required near pin. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables normal read/write; floating defaults to GND via internal pull-down. |
| SCL | Serial Clock Input | Positive-edge clock for I²C transactions; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC. |
| SDA | Serial Data I/O | Bidirectional open-drain data line; shares pull-up with other I²C devices; supports multi-master arbitration and clock stretching. |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte Page Write Mode | Enables burst programming of up to 64 bytes per write cycle, reducing total write time versus byte-by-byte writes and minimizing bus occupancy. |
| Schmitt Trigger Inputs | Provides hysteresis on SDA/SCL to reject sub-microsecond noise spikes, eliminating false start/stop detection in EMI-prone industrial settings. |
| Hardware + Software Write Protection | WP pin blocks all writes when high; software protection via block-write lock bits allows selective memory region locking independent of WP state. |
| Self-timed Internal Write Cycle | Automatically manages erase-and-program timing internally; host only needs to poll ACK or wait fixed 5 ms - simplifies firmware implementation. |
| Extended Temperature Support | Qualified from –40°C to +85°C with guaranteed AC/DC specs, enabling use in outdoor meters, factory automation, and automotive under-hood modules. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs in electricity/water/gas meters deployed outdoors. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with infrequent writes and frequent reads; retains data during power loss or brownout events. Use Value: 40-year data retention and 1M write endurance ensure lifetime compliance with utility regulatory requirements without field replacement. | Use Scenario: Holding ladder logic configuration, I/O mapping, and alarm thresholds in programmable logic controllers operating in factory environments. IC Role / Device Role / Timing Role: System-level configuration memory accessed at boot and during runtime reconfiguration; isolated from main MCU flash wear. Use Value: Hardware WP pin prevents accidental overwrites during firmware updates or ESD events, improving system uptime and maintenance safety. |
| Medical Diagnostic Equipment | Automotive Body Control Module |
Use Scenario: Saving user preferences, sensor offset corrections, and diagnostic fault history in portable ultrasound or blood glucose analyzers. IC Role / Device Role / Timing Role: Low-power, low-voltage (2.7V) storage element interfaced directly to 3.3V microcontrollers without level shifters. Use Value: 2.7–5.5V operation and <2 µA standby current extend battery life in handheld devices while maintaining data integrity. | Use Scenario: Storing seat position memory, mirror presets, and lighting profiles in vehicle body control units subject to wide temperature swings. IC Role / Device Role / Timing Role: Automotive-qualified EEPROM providing persistent user settings across ignition cycles and thermal cycling. Use Value: Extended temperature rating (–40°C to +85°C) and robust I²C noise immunity ensure reliable operation in under-dash environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-SSHM-T | Same 128K capacity and SOIC-8 package; newer "B" revision guarantees 1M write cycles and extended temp support as standard (no process-letter dependency). | Recommended for new designs; eliminates need to verify "B" marking on top-side for endurance/temperature compliance. | Select AT24C128B-SSHM-T when designing new products requiring guaranteed industrial temperature performance and highest endurance without qualification overhead. |
| M24128-BWMN6TP | 128K I²C EEPROM in 8-lead SOIC; supports 1.7–5.5V, 1 MHz max clock, and 400K write cycles (not 1M); identical pinout and command set. | Lower endurance and no explicit extended temp guarantee; suitable for cost-sensitive consumer applications with less stringent lifetime requirements. | Choose M24128-BWMN6TP where BOM cost reduction is prioritized over 40-year retention or 1M-cycle field reliability. |
Compared with AT24C128N-10SU-2.7-T, the AT24C128B-SSHM-T offers assured 1M-cycle endurance and extended temperature operation without process-letter verification, while the M24128-BWMN6TP provides functional equivalence at lower cost but with reduced write endurance and unspecified high-temp reliability - making the original part optimal for legacy industrial designs already validated with its specific timing and noise-suppression behavior.
Availability
AT24C128N-10SU-2.7-T is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, and medical diagnostics requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for AT24C128N-10SU-2.7-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on embedded control and connectivity.
The AT24C128N-10SU-2.7-T belongs to Microchip's legacy AT24Cxx serial EEPROM family, designed for reliable, low-power, I²C-based configuration and calibration data storage in industrial, medical, and communications equipment.
FAQ
What is the maximum I²C clock frequency supported by the AT24C128N-10SU-2.7-T?
The AT24C128N-10SU-2.7-T supports up to 1 MHz I²C clock frequency when operated at 5.0V, 400 kHz at 2.7V, and 100 kHz at 1.8V. Since this part is specified for 2.7–5.5V operation, its maximum usable clock rate in typical applications is 1 MHz at 5V or 400 kHz at 3.3V - values confirmed in Table 4 of the official datasheet.
Does the AT24C128N-10SU-2.7-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C128N-10SU-2.7-T requires external pull-up resistors on both SDA and SCL lines because its I/O pins are open-drain. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; 4.7 kΩ is commonly used for 3.3V systems with moderate trace length.
How does the Write Protect (WP) pin function on the AT24C128N-10SU-2.7-T?
The WP pin on the AT24C128N-10SU-2.7-T is an active-high hardware lock: when tied to VCC, all write operations (byte, page, or write-enable) are inhibited; when tied to GND, normal write functionality is enabled. If left floating, it is internally pulled down to GND - but Microchip recommends hardwiring for deterministic behavior.
What is the memory organization of the AT24C128N-10SU-2.7-T?
The AT24C128N-10SU-2.7-T contains 131,072 bits organized as 16,384 words of 8 bits each (16,384 × 8). This equates to 256 pages of 64 bytes each, with random addressing requiring a 14-bit word address - a structure explicitly defined in the Memory Organization section of the datasheet.
Is the AT24C128N-10SU-2.7-T suitable for automotive applications?
No, the AT24C128N-10SU-2.7-T is not qualified for automotive applications. Its datasheet explicitly states that Atmel products "are not suitable for, and shall not be used in, automotive applications" and are not warranted for use in safety-critical or life-support systems. For automotive use, Microchip recommends AEC-Q100-qualified alternatives like the AT24C128D series.
AT24C128N-10SU-2.7-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128N-10SU-2.7-T FAQ
1.How can I place an order for AT24C128N-10SU-2.7-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128N-10SU-2.7-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128N-10SU-2.7-T reliable?
The price and inventory of AT24C128N-10SU-2.7-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128N-10SU-2.7-T is usually 5 days.
3.What payment methods are accepted for AT24C128N-10SU-2.7-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128N-10SU-2.7-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128N-10SU-2.7-T?
AT24C128N-10SU-2.7-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128N-10SU-2.7-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128N-10SU-2.7-T?
For technical support, including AT24C128N-10SU-2.7-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128N-10SU-2.7-T requirements.
6.How does Aetrix verify that AT24C128N-10SU-2.7-T is sourced from the original manufacturer or authorized distributors?
All AT24C128N-10SU-2.7-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128N-10SU-2.7-T meets industry standards.
7.What is the process for return or replacement of AT24C128N-10SU-2.7-T?
All AT24C128N-10SU-2.7-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128N-10SU-2.7-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128N-10SU-2.7-T part is unused and in its original packaging.
Return procedure for AT24C128N-10SU-2.7-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128N-10SU-2.7-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
