Microchip Technology AT24C128W-10SI
- Part No.:
- AT24C128W-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
AT24C128W-10SI.pdf
- Description:
- IC EEPROM 128KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C128W-10SI from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) I²C-compatible serial EEPROM optimized for industrial temperature operation (–40°C to +85°C), supporting 2.7V to 5.5V supply, 400 kHz bus speed, and hardware write protection via the WP pin. It serves as nonvolatile configuration storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT24C128W-10SI datasheet, AT24C128W-10SI pinout, AT24C128W-10SI application, or AT24C128W-10SI equivalent, key selection criteria include industrial-grade reliability (100,000 write cycles, 40-year data retention), 64-byte page write capability, Schmitt-trigger inputs for noise immunity, and compatibility with standard 2-wire I²C protocol across voltage ranges.
Technical Context
The AT24C128W-10SI implements a fixed 14-bit internal address counter for random and sequential read operations, with automatic rollover at page boundaries. Its I²C interface conforms to standard open-drain bidirectional signaling, requiring external pull-ups on SDA and SCL, and supports up to four devices on a shared bus using A0/A1 address pins.
Write operations are internally self-timed with a typical duration of 5 ms and maximum of 10 ms; during this period, all inputs are disabled and acknowledge polling is required to detect completion. The device uses proprietary internal biasing on A0/A1 to default to logic low when unconnected, enabling plug-and-play multi-device addressing without external resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), organized in 256 pages of 64 bytes each - enables efficient block-level firmware parameter storage. |
| Supply Voltage Range | 2.7V to 5.5V - supports direct integration into mixed-voltage industrial systems without level-shifting. |
| I²C Bus Speed | Up to 400 kHz at 2.7V - ensures fast configuration loading while maintaining robustness against EMI in noisy environments. |
| Write Endurance | 100,000 write cycles - sufficient for daily recalibration or event-logging applications over 10+ years. |
| Data Retention | 40 years at +85°C - guarantees long-term integrity of calibration coefficients and security keys in unpowered storage. |
| Standby Current | 0.5 µA max at 2.7V - minimizes quiescent power draw in battery-backed or energy-harvesting systems. |
| ESD Protection | >4000 V HBM - provides built-in resilience against handling and system-level electrostatic discharge events. |
Pinout & Package
AT24C128W-10SI is packaged in an 8-pin JEDEC SOIC (8S1), 0.150" wide, with gull-wing leads and standard footprint compatible with automated PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down) to select one of four possible I²C addresses on shared bus. |
| A1 | Device Address Input | Same function as A0; combined with A0, enables up to four AT24C128W-10SI devices on same I²C bus without address conflict. |
| NC | No Connect | Internally unused terminal; must remain unconnected - no external tie required. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | Accepts 2.7V–5.5V DC; decoupling capacitor (0.1 µF ceramic) recommended within 5 mm of pin. |
| WP | Hardware Write Protect | Active-high input: tied to VCC to inhibit all writes; tied to GND or left floating for normal operation. |
| SCL | Serial Clock Input | Positive-edge clock for data transfer; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC. |
| SDA | Serial Data I/O | Bidirectional open-drain line; shares pull-up with other I²C devices; supports wire-OR bus topology. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | 64-byte burst writes reduce firmware update time by >90% vs. byte-by-byte programming - critical for field OTA updates. |
| Schmitt Trigger Inputs | Hysteresis on SCL/SDA/A0/A1 suppresses noise-induced glitches in electrically noisy industrial enclosures. |
| Write Cycle Timing | Self-timed 10 ms max write cycle eliminates need for host MCU to manage timing - simplifies driver implementation. |
| Address Pin Flexibility | A0/A1 float-to-low behavior allows single BOM variant to support 1–4 device configurations without layout changes. |
| Industrial Temperature Range | Rated –40°C to +85°C - qualified for deployment in motor drives, PLC I/O modules, and outdoor metering equipment. |
Applications
| Industrial Sensor Calibration | Power Supply Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed at boot via I²C; retains values across power cycles and thermal stress. Use Value: Eliminates manual potentiometer adjustment and enables automated calibration traceability with 40-year data retention. | Use Scenario: Holding digital control settings (voltage setpoints, current limits, soft-start profiles) for digitally controlled AC/DC and DC/DC power modules. IC Role / Device Role / Timing Role: I²C-configurable memory mapped into PMBus-compliant power controller's configuration space. Use Value: Enables field-upgradable power policies without firmware reflash; WP pin prevents accidental corruption during hot-swap events. |
| Embedded System Bootloader Parameters | Medical Device Usage Logs |
Use Scenario: Storing secure boot configuration flags (e.g., signature verification enable/disable, fallback image pointers) in medical imaging subsystems. IC Role / Device Role / Timing Role: Trusted nonvolatile storage for bootloader-critical metadata; accessed only during cold start sequence. Use Value: Supports dual-image fail-safe boot architecture with tamper-resistant write protection via hardware WP pin. | Use Scenario: Recording timestamped usage events (e.g., actuation count, runtime hours, error codes) in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power, high-endurance logging buffer written incrementally during operation and retained after shutdown. Use Value: Meets IEC 62304 software lifecycle requirements with 100,000-cycle endurance and validated 40-year retention at 85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C128B-10SI-2.7 | Same 128K capacity, identical 2.7V–5.5V range and industrial temp rating, but uses newer process with lower standby current (0.2 µA vs. 0.5 µA). | Preferred where ultra-low-power sleep mode is critical (e.g., battery-powered IoT nodes); otherwise pin- and code-compatible. | Select AT24C128B-10SI-2.7 if minimizing µA-level standby drain is mandatory; otherwise AT24C128W-10SI remains fully functional. |
| M24128-BRMC6TG | 128K I²C EEPROM from STMicroelectronics; supports same voltage range and 400 kHz speed, but has different WP polarity (active-low) and no NC pin. | Requires minor schematic revision (WP inversion, NC removal) and driver adaptation; suitable for second-source qualification in automotive ECUs. | Choose M24128-BRMC6TG only when dual-sourcing is contractually required; verify WP logic and address mapping in firmware. |
Compared with AT24C128W-10SI, AT24C128B-10SI-2.7 offers lower standby current for energy-constrained designs, while M24128-BRMC6TG provides a non-Microchip alternative with trade-offs in pinout and write-protect behavior - both require validation in target system timing and firmware.
Availability
AT24C128W-10SI is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and power electronics applications requiring stable component supply, long-term lifecycle assurance, and guaranteed industrial temperature performance.
Supply support for AT24C128W-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and memory solutions, with broad industrial and automotive qualification programs.
The AT24C128W-10SI belongs to Microchip's legacy AT24C serial EEPROM product line, designed specifically for reliable, low-power nonvolatile storage in harsh-environment embedded systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C128W-10SI?
The AT24C128W-10SI supports up to 400 kHz I²C clock frequency when operating within its 2.7V–5.5V supply range. This is confirmed in the AC Characteristics table under "fSCL" for the 2.7V option. Operation at 1 MHz is only specified for 5.0V versions (e.g., AT24C128-10CC), not the -10SI variant. Always verify bus rise/fall times and pull-up strength per the datasheet's AC measurement conditions.
Does the AT24C128W-10SI require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C128W-10SI requires external pull-up resistors on both SDA and SCL lines because it uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and speed; the datasheet specifies RL = 1.3 kΩ for 2.5V/5V operation and 10 kΩ for 1.8V. Failure to install appropriate pull-ups will prevent proper I²C communication.
How does the Write Protect (WP) pin function on the AT24C128W-10SI?
The WP pin on the AT24C128W-10SI is active-high: when tied to VCC, it disables all write operations to the entire memory array; when tied to GND or left floating (internally pulled down), writes are enabled. This hardware-level protection operates independently of software commands and remains effective even during power transitions, making it ideal for safeguarding critical calibration data.
What package type is used for the AT24C128W-10SI?
The AT24C128W-10SI uses an 8-pin JEDEC-standard SOIC package (designated 8S1), 0.150" wide, with gull-wing leads. This is explicitly listed in the Ordering Information table under "Package" for the -10SI suffix. It is not supplied in PDIP, TSSOP, or dBGA variants for this specific ordering code.
Can multiple AT24C128W-10SI devices share the same I²C bus?
Yes, up to four AT24C128W-10SI devices can share a single I²C bus using the A0 and A1 address pins. Each device is assigned a unique 3-bit chip address prefix (1010xx) where xx is determined by A0/A1 logic levels. When both pins float, they default low, yielding address 0x50; hardwiring combinations yield 0x51, 0x52, or 0x53 - enabling scalable memory expansion without additional buses.
AT24C128W-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C128W-10SI FAQ
1.How can I place an order for AT24C128W-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C128W-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C128W-10SI reliable?
The price and inventory of AT24C128W-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128W-10SI is usually 5 days.
3.What payment methods are accepted for AT24C128W-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128W-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C128W-10SI?
AT24C128W-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C128W-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C128W-10SI?
For technical support, including AT24C128W-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128W-10SI requirements.
6.How does Aetrix verify that AT24C128W-10SI is sourced from the original manufacturer or authorized distributors?
All AT24C128W-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128W-10SI meets industry standards.
7.What is the process for return or replacement of AT24C128W-10SI?
All AT24C128W-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128W-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C128W-10SI part is unused and in its original packaging.
Return procedure for AT24C128W-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C128W-10SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

