Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C128W-10SU-2.7

Name: AT24C128W-10SU-2.7
Brand: Microchip Technology
SKU: AT24C128W-10SU-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C128W-10SU-2.7

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.209", 5.30mm Width)

Datasheet:: AT24C128W-10SU-2.7.pdf

Description:: IC EEPROM 128KBIT I2C 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,502

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C128W-10SU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit (16,384 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C bus speed at 2.7V, features hardware write protection via the WP pin, and delivers 1 million write cycles with 40-year data retention. It is used in embedded systems for parameter storage, calibration data logging, and configuration backup.

For engineers reviewing the AT24C128W-10SU-2.7 datasheet, AT24C128W-10SU-2.7 pinout, AT24C128W-10SU-2.7 application, or AT24C128W-10SU-2.7 equivalent, this page provides verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options - all grounded in the official 0670T–SEEPR–3/07 datasheet and Microchip's ordering documentation.

Technical Context

The AT24C128W-10SU-2.7 implements a standard two-wire (I²C-compatible) interface with open-drain SDA and edge-triggered SCL, supporting cascaded operation of up to four devices on one bus using A0/A1 address inputs. Its internal architecture organizes memory as 256 pages of 64 bytes each, enabling partial-page writes and automatic address roll-over within pages.

It integrates Schmitt-trigger inputs and noise-filtered logic for robust operation in electrically noisy environments. The device enters low-power standby mode after STOP condition receipt and supports acknowledge polling during internal write cycles - critical for deterministic firmware timing in real-time systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	128 Kbit (16,384 × 8), sufficient for storing firmware configuration, sensor calibration tables, or device identity data in space-constrained designs.
Supply Voltage Range	2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting.
I²C Clock Frequency	400 kHz at 2.7 V - enables fast parameter updates while maintaining timing margin under marginal VCC conditions.
Write Cycle Time	Max 5 ms (process "B" devices) - defines minimum delay between write commands; impacts firmware latency in high-frequency update scenarios.
Endurance & Retention	1 million write cycles / 40 years data retention - validated for long-life industrial deployments requiring frequent nonvolatile updates.
Operating Temperature	–40°C to +85°C - qualified for industrial-grade environmental stress without derating.
Package	8-lead EIAJ SOIC (8S2), 0.209" body width - surface-mount compatible with standard reflow profiles and automated assembly.

Pinout & Package

AT24C128W-10SU-2.7 is packaged in an 8-lead EIAJ SOIC (8S2) - a gull-wing, plastic small-outline IC with 0.209" body width, RoHS-compliant lead finish, and green marking ("U" suffix). Dimensions per EIAJ EDR-7320: D = 5.13–5.35 mm, E = 7.70–8.26 mm, e = 1.27 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
A0	Device Address Input	Hardwired low/high or left floating (internally pulled down); selects one of four possible I²C addresses (1010000x to 1010011x) for multi-device bus sharing.
A1	Device Address Input	Same function as A0; combined with A0, enables up to four AT24C128W-10SU-2.7 devices on a single I²C bus without address conflict.
NC	No Connect	Internally unconnected; must remain unconnected on PCB - no pull-up, pull-down, or routing required.
GND	Ground Reference	Primary return path for VCC and I/O; requires low-impedance connection to system ground plane to ensure noise immunity and stable I²C signaling.
VCC	Power Supply	2.7–5.5 V supply input; bypassing with 100 nF ceramic capacitor near the pin is mandatory for stable operation during write cycles.
WP	Write Protect Control	Active-high hardware lock: tied to VCC disables all writes; tied to GND enables normal read/write; floating defaults to GND via internal bias if board coupling <3 pF.
SCL	Serial Clock Input	Positive-edge clock for data transfer; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC; rise/fall times ≤50 ns specified.
SDA	Serial Data I/O	Open-drain bidirectional bus line; shared across multiple I²C devices; requires same pull-up as SCL and supports wire-OR logic.

Key Features

Feature	Design Value
64-byte Page Write Mode	Enables burst programming of up to 64 bytes per write cycle - reduces firmware overhead and total write time vs. byte-by-byte writes.
Schmitt Trigger Inputs	Provides hysteresis on SCL/SDA/A0/A1 pins, rejecting sub-microsecond noise spikes common in motor-driven or switching power supply environments.
Hardware + Software Write Protection	WP pin blocks all writes when high; software control via I²C command allows selective locking of memory regions in firmware-managed configurations.
Self-timed Internal Write Cycle	Eliminates need for external timing control - host MCU can poll ACK or insert fixed 5 ms delay, simplifying driver implementation.
Extended Temperature Support	Validated for –40°C to +85°C operation - suitable for outdoor, automotive under-hood, and factory automation applications without thermal derating.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data
Use Scenario: Storing I/O mapping, PID tuning parameters, and user-defined alarm thresholds in programmable logic controllers deployed in factory floors. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime updates; retains values across power loss. Use Value: Enables field-reprogrammable behavior without firmware reflashing; 1M endurance supports daily recalibration logs over 10+ years.	Use Scenario: Recording sensor offset/gain coefficients and patient-specific therapy settings in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-required traceability data; WP pin prevents accidental overwrite during clinical use. Use Value: Meets IEC 62304 Class B software safety requirements via hardware write lock and 40-year retention - eliminates battery-backed SRAM complexity.
Smart Energy Meter Firmware Settings	Automotive Body Control Module (BCM)
Use Scenario: Holding tariff schedules, meter ID, pulse constants, and communication credentials in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: I²C slave device interfaced to ARM Cortex-M microcontroller; updated infrequently but must survive >10,000 hot-plug cycles. Use Value: 2.7–5.5 V operation matches wide-input DC-DC rails; 400 kHz bus speed ensures <100 ms config load time during cold start.	Use Scenario: Storing door lock logic states, mirror position presets, and lighting profiles in vehicle BCMs operating across battery voltage swings (9–16 V). IC Role / Device Role / Timing Role: Cascaded I²C node (A0/A1 configured) alongside other EEPROMs and sensors on shared bus; WP tied to ignition signal. Use Value: Extended temp rating (–40°C to +85°C) and 1M write cycles support 15-year vehicle lifecycle; RoHS/halogen-free compliance meets OEM material specs.

Industrial PLC Configuration Storage

Medical Device Calibration Data

Use Scenario: Storing I/O mapping, PID tuning parameters, and user-defined alarm thresholds in programmable logic controllers deployed in factory floors.

IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime updates; retains values across power loss.

Use Value: Enables field-reprogrammable behavior without firmware reflashing; 1M endurance supports daily recalibration logs over 10+ years.

Use Scenario: Recording sensor offset/gain coefficients and patient-specific therapy settings in portable infusion pumps and diagnostic monitors.

IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-required traceability data; WP pin prevents accidental overwrite during clinical use.

Use Value: Meets IEC 62304 Class B software safety requirements via hardware write lock and 40-year retention - eliminates battery-backed SRAM complexity.

Smart Energy Meter Firmware Settings

Automotive Body Control Module (BCM)

Use Scenario: Holding tariff schedules, meter ID, pulse constants, and communication credentials in ANSI C12.19-compliant electricity meters.

IC Role / Device Role / Timing Role: I²C slave device interfaced to ARM Cortex-M microcontroller; updated infrequently but must survive >10,000 hot-plug cycles.

Use Value: 2.7–5.5 V operation matches wide-input DC-DC rails; 400 kHz bus speed ensures <100 ms config load time during cold start.

Use Scenario: Storing door lock logic states, mirror position presets, and lighting profiles in vehicle BCMs operating across battery voltage swings (9–16 V).

IC Role / Device Role / Timing Role: Cascaded I²C node (A0/A1 configured) alongside other EEPROMs and sensors on shared bus; WP tied to ignition signal.

Use Value: Extended temp rating (–40°C to +85°C) and 1M write cycles support 15-year vehicle lifecycle; RoHS/halogen-free compliance meets OEM material specs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C128B-SSHL-T	Successor part with identical 128 Kbit density, 2.5–5.5 V range, and 8-lead SOIC package; improved AC specs and enhanced ESD robustness (4 kV HBM).	Recommended for new designs per Microchip; supports same I²C protocol and pinout but requires validation of tWR (5 ms) and WP behavior under low-VCC brownout.	Select when designing new products - offers extended lifecycle support and tighter timing margins than AT24C128W-10SU-2.7.
M24C128-WMN6TP	STMicroelectronics 128 Kbit EEPROM in 8-lead SOIC; 1.8–5.5 V operation, 1 MHz max clock at 5 V, and 1 M write cycles - but no 2.7 V–specific AC characterization.	Broader voltage flexibility (1.8 V min) suits ultra-low-power nodes; however, its 2.7 V timing specs differ (tLOW/tHIGH tighter), requiring bus timing recalculation.	Choose for mixed-voltage systems needing 1.8 V compatibility; verify SCL timing margins at 2.7 V using ST's AN2845 application note.

Compared with AT24C128W-10SU-2.7, the AT24C128B-SSHL-T offers documented long-term availability and enhanced reliability for new designs, while the M24C128-WMN6TP extends voltage range downward at the cost of revalidating I²C timing at 2.7 V - making the original part optimal for legacy industrial replacements where footprint and timing are frozen.

Availability

AT24C128W-10SU-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, and smart energy meters requiring stable component supply across extended temperature ranges and multi-year production cycles.

Supply support for AT24C128W-10SU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full product support, datasheets, and cross-reference tools for legacy Atmel EEPROMs including the AT24C128 series.

The AT24C128W-10SU-2.7 belongs to Microchip's serial EEPROM product line, designed for reliable, low-power nonvolatile data storage in industrial, medical, and metering applications where write endurance and long-term data integrity are critical.

FAQ

What is the maximum I²C clock frequency supported by AT24C128W-10SU-2.7 at 2.7 V?

The AT24C128W-10SU-2.7 supports up to 400 kHz I²C clock frequency when operated at 2.7 V, as specified in Table 5 (AC Characteristics – Extended Temperatures) of the 0670T–SEEPR–3/07 datasheet. This is lower than its 1 MHz capability at 5 V but ensures robust timing margins under marginal supply conditions. Exceeding 400 kHz at 2.7 V may cause setup/hold violations and communication failures.

Does AT24C128W-10SU-2.7 support page write operations, and what is the page size?

Yes, AT24C128W-10SU-2.7 supports 64-byte page write operations. Memory is internally organized as 256 pages of 64 bytes each, allowing up to 64 sequential bytes to be written in a single I²C transaction. This reduces firmware overhead versus byte-write mode and improves effective write throughput - critical for logging or bulk configuration updates.

How is the device address determined for AT24C128W-10SU-2.7 on the I²C bus?

The AT24C128W-10SU-2.7 uses a 7-bit device address starting with '1010' followed by two programmable bits (A1, A0) and a read/write bit. With A0 and A1 hardwired or floating (internally pulled low), the base address becomes 1010000x, enabling up to four devices (10100000–10100011) on the same I²C bus. The full address byte is sent after START and before data transmission.

Is AT24C128W-10SU-2.7 pin-compatible with AT24C128B-SSHL-T?

Yes, AT24C128W-10SU-2.7 and AT24C128B-SSHL-T share identical 8-lead EIAJ SOIC (8S2) packaging and pinout - A0, A1, NC, GND, VCC, WP, SCL, SDA in the same physical layout. However, AT24C128B-SSHL-T is the recommended successor with updated AC characteristics and longer-term supply assurance; migration requires validation of tWR and WP response under low-VCC conditions.

What does the "U" suffix in AT24C128W-10SU-2.7 indicate?

The "U" suffix in AT24C128W-10SU-2.7 denotes a green, RoHS-compliant, halogen-free package per Microchip's ordering nomenclature (Note 2, page 13). It confirms lead-free terminations, compliant with JEDEC J-STD-020 moisture sensitivity level (MSL) 3, and suitability for lead-free reflow soldering - essential for modern electronics manufacturing compliance.

AT24C128W-10SU-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 10ms

Access Time:: 550 ns

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT24C128W-10SU-2.7 FAQ

1.How can I place an order for AT24C128W-10SU-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C128W-10SU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C128W-10SU-2.7 reliable?

The price and inventory of AT24C128W-10SU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C128W-10SU-2.7 is usually 5 days.

3.What payment methods are accepted for AT24C128W-10SU-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C128W-10SU-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C128W-10SU-2.7?

AT24C128W-10SU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C128W-10SU-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C128W-10SU-2.7?

For technical support, including AT24C128W-10SU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C128W-10SU-2.7 requirements.

6.How does Aetrix verify that AT24C128W-10SU-2.7 is sourced from the original manufacturer or authorized distributors?

All AT24C128W-10SU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C128W-10SU-2.7 meets industry standards.

7.What is the process for return or replacement of AT24C128W-10SU-2.7?

All AT24C128W-10SU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C128W-10SU-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C128W-10SU-2.7 part is unused and in its original packaging.

Return procedure for AT24C128W-10SU-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…