Microchip Technology AT24C164-10PU-2.7
- Part No.:
- AT24C164-10PU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C164-10PU-2.7.pdf
- Description:
- IC EEPROM 16KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,819
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C164-10PU-2.7 from Atmel (now Microchip) is a 16 Kbit (2048 × 8) I²C-compatible serial EEPROM with low-voltage operation (2.7V to 5.5V), 100 kHz clock support at 2.7V, hardware write protection via WP pin, and 16-byte page write capability. It serves as nonvolatile configuration storage in automotive control modules, industrial sensor nodes, and embedded power management systems.
For engineers reviewing the AT24C164-10PU-2.7 datasheet, AT24C164-10PU-2.7 pinout, AT24C164-10PU-2.7 application, or AT24C164-10PU-2.7 equivalent, key selection criteria include VCC range compatibility (2.7–5.5 V), 8-lead PDIP package footprint, 100 kHz I²C timing at low voltage, WP-enabled hardware data lock, and 1 million write-cycle endurance.
Technical Context
The AT24C164-10PU-2.7 implements a standard two-wire I²C interface with open-drain SDA and edge-triggered SCL, supporting up to eight devices on one bus via A0–A2 address inputs. Its internal architecture organizes memory into 256 pages of 8 bytes each, enabling 16-byte page writes with automatic lower-address-bit incrementing.
It features Schmitt-triggered, noise-filtered inputs, supports acknowledge polling during write cycles, and enters standby mode after STOP condition completion. The device operates across –40°C to +85°C and meets automotive-grade reliability with 100-year data retention and 1 million write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2048 × 8 bits), sufficient for firmware calibration tables or device ID storage in space-constrained designs |
| Supply Voltage Range | 2.7 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifting |
| I²C Clock Frequency | 100 kHz at 2.7 V - ensures reliable communication in electrically noisy automotive or industrial environments |
| Write Cycle Time | Max 10 ms - defines minimum interval between successive write commands; requires ACK polling or timeout handling |
| Endurance | 1 million write cycles - supports frequent parameter updates in battery-backed real-time clocks or energy metering logs |
| Data Retention | 100 years at +25°C - guarantees long-term validity of stored calibration coefficients or security keys without refresh |
| Package Type | 8-lead PDIP (0.300" wide) - compatible with through-hole prototyping, legacy PCBs, and manual rework workflows |
Pinout & Package
AT24C164-10PU-2.7 is housed in an 8-lead Plastic Dual Inline Package (PDIP), 0.300" wide body per JEDEC MS-001 BA, with 0.100" lead pitch and through-hole mounting. Pin 1 is marked by notch or dot; leads are gull-wing shaped with 0.014–0.022" width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high to select one of eight possible I²C addresses on shared bus; enables multi-device cascading |
| A1 | Device Address Input | Second address bit; complements A1 input signal per device addressing logic - determines unique slave address |
| A2 | Device Address Input | Third address bit; combined with A0/A1, forms 3-bit chip select for up to eight AT24C164 devices on one I²C bus |
| GND | Ground Reference | System return path for all internal circuitry; must be low-impedance connection to avoid I²C noise coupling |
| VCC | Power Supply | 2.7–5.5 V supply input; decoupling capacitor (0.1 µF) required within 10 mm for stable I²C timing and noise immunity |
| WP | Hardware Write Protect | Active-high input: tied to VCC disables all writes; tied to GND enables byte/page programming - prevents accidental overwrites |
| SCL | Serial Clock Input | Positive-edge sampled clock for data-in; negative-edge sampled for data-out - defines I²C timing compliance window |
| SDA | Serial Data I/O | Open-drain bidirectional line; requires external pull-up resistor (typically 2.2–10 kΩ) to VCC for proper I²C bus operation |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte page write mode | Reduces I²C transaction overhead by up to 16× vs. byte writes - accelerates bulk configuration updates |
| Schmitt-trigger, filtered inputs | Rejects fast transients and EMI-induced glitches on SCL/SDA - improves robustness in automotive harness environments |
| Cascadable 3-bit addressing | Supports up to eight AT24C164-10PU-2.7 devices on single I²C bus - simplifies multi-sensor node memory expansion |
| Self-timed 10 ms write cycle | Eliminates need for external write timing control - firmware only requires ACK polling or fixed delay before next access |
| Automotive-grade temperature range | Rated for –40°C to +85°C operation - qualified for under-hood ECUs, body control modules, and ADAS subsystems |
Applications
| Automotive Body Control Module | Industrial Sensor Calibration Storage |
|---|---|
|
Use Scenario: Storing door lock actuator profiles, mirror position presets, and lighting configuration across vehicle lifecycle. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed via I²C during MCU boot and runtime reconfiguration. Use Value: Enables field-upgradable settings without requiring flash reprogramming; WP pin prevents corruption during power loss events. |
Use Scenario: Retaining factory-calibrated offset/gain coefficients for analog temperature and pressure sensors in PLC I/O modules. IC Role / Device Role / Timing Role: Persistent configuration memory read once at startup and written only during calibration procedure. Use Value: 100-year retention ensures accuracy over equipment lifetime; 1M endurance supports periodic recalibration in maintenance cycles. |
| Smart Energy Meter Firmware Log | Medical Device Usage Counter |
|
Use Scenario: Recording tamper events, phase-loss occurrences, and firmware update timestamps in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: Sequential write buffer for time-stamped operational logs using page-write mode to minimize I²C bus occupancy. Use Value: 16-byte page writes reduce log entry latency by >80% vs. byte writes - critical for high-frequency event capture. |
Use Scenario: Tracking cumulative usage hours and sterilization cycles in portable infusion pumps and diagnostic handhelds. IC Role / Device Role / Timing Role: Secure, infrequently updated counter storage with hardware write lock enabled during normal operation. Use Value: WP pin hardwired to VCC blocks unintended writes; 2.7V operation ensures compatibility with Li-ion backup supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip 24LC16B-I/P | Same 16 Kbit density, 2.5–5.5 V range, but rated only to +85°C (not automotive); no 1.8 V option | Lacks extended temperature qualification - unsuitable for under-hood use but acceptable for commercial HVAC controllers | Select when cost sensitivity outweighs automotive qualification; verify WP functionality matches AT24C164-10PU-2.7 behavior |
| ON Semiconductor CAT24C16WI-GT3 | 16 Kbit, 1.7–5.5 V, AEC-Q100 Grade 2 (–40°C to +105°C), SOIC-8 only - no PDIP variant | Higher temp rating enables engine bay deployment, but requires PCB redesign due to surface-mount-only packaging | Choose for new AEC-Q100-compliant designs where SOIC-8 layout is feasible and extended temperature margin is required |
Compared with AT24C164-10PU-2.7, the 24LC16B-I/P offers identical functionality at lower cost but lacks automotive qualification, while the CAT24C16WI-GT3 provides superior temperature range and AEC-Q100 validation but mandates SOIC-8 layout changes - making AT24C164-10PU-2.7 optimal for legacy PDIP-based automotive repairs and industrial retrofits.
Availability
AT24C164-10PU-2.7 is available at Aetrix Electronics and suitable for automotive electronics repair, industrial sensor calibration, and medical device service applications requiring stable component supply and long-term obsolescence management.
Supply support for AT24C164-10PU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology (formerly Atmel) is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, and consumer markets.
The AT24C164 belongs to Microchip's legacy serial EEPROM product line, designed specifically for robust, low-power, I²C-based configuration and calibration storage in harsh-environment embedded systems.
FAQ
What is the operating voltage range for AT24C164-10PU-2.7?
The AT24C164-10PU-2.7 operates from 2.7 V to 5.5 V DC. This range allows direct integration with both 3.3 V and 5 V microcontroller I/O domains without level-shifting circuitry. The "-2.7" suffix explicitly denotes this low-voltage variant, distinguishing it from the 1.8 V version (AT24C164-10PU-1.8). Operation below 2.7 V is not guaranteed and may result in unreliable I²C communication or write failures.
Does AT24C164-10PU-2.7 support I²C standard-mode or fast-mode speeds?
AT24C164-10PU-2.7 supports 100 kHz I²C clock frequency at 2.7 V, which aligns with standard-mode I²C. It does not support 400 kHz fast-mode at 2.7 V - that speed is specified only for 5 V operation. Therefore, when used in 2.7–3.6 V systems, designs must configure the master controller for 100 kHz maximum SCL frequency to ensure timing compliance per the AC characteristics table.
How is hardware write protection implemented on AT24C164-10PU-2.7?
AT24C164-10PU-2.7 uses the WP (Write Protect) pin for hardware-level write inhibition. When WP is tied to VCC, all write operations - including byte, page, and write-enable instructions - are blocked. When WP is grounded, normal write functionality is enabled. This pin operates independently of software write-enable latches, providing fail-safe protection against firmware bugs or power glitches during critical storage operations.
What package type does AT24C164-10PU-2.7 use, and is it RoHS compliant?
AT24C164-10PU-2.7 uses an 8-lead PDIP (Plastic Dual Inline Package) with 0.300" body width, designated as package code "8P3". Per the ordering information table, the "U" suffix indicates lead-free/halogen-free construction, confirming full RoHS compliance. The PDIP format supports through-hole assembly, manual soldering, and socket-based testing in development and repair environments.
Can multiple AT24C164-10PU-2.7 devices share the same I²C bus?
Yes - AT24C164-10PU-2.7 supports cascading via three hardware address pins (A0, A1, A2), allowing up to eight devices on a single I²C bus. Each device is assigned a unique 7-bit slave address by setting these pins to VSS or VCC. This eliminates address conflicts and enables scalable memory expansion in systems like multi-zone climate controllers or distributed sensor networks without additional I²C buses.
AT24C164-10PU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C164-10PU-2.7 FAQ
1.How can I place an order for AT24C164-10PU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C164-10PU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C164-10PU-2.7 reliable?
The price and inventory of AT24C164-10PU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C164-10PU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C164-10PU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C164-10PU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C164-10PU-2.7?
AT24C164-10PU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C164-10PU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C164-10PU-2.7?
For technical support, including AT24C164-10PU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C164-10PU-2.7 requirements.
6.How does Aetrix verify that AT24C164-10PU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C164-10PU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C164-10PU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C164-10PU-2.7?
All AT24C164-10PU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C164-10PU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C164-10PU-2.7 part is unused and in its original packaging.
Return procedure for AT24C164-10PU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C164-10PU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

