Microchip Technology AT24C16C-XHM-B
- Part No.:
- AT24C16C-XHM-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C16C-XHM-B.pdf
- Description:
- IC EEPROM 16KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:926
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C16C-XHM-B from Microchip Technology is a 16-Kbit I²C-compatible serial EEPROM organized as 2,048 × 8 bits, operating from 1.7V to 5.5V across -40°C to +85°C industrial temperature range. It supports 100 kHz standard mode, 400 kHz fast mode, and 1 MHz fast mode plus (FM+) I²C communication, with hardware write protection via dedicated WP pin and ultra-low standby current of ≤6 μA - deployed in embedded system configuration storage, sensor calibration data retention, and power-fail-safe parameter backup.
For engineers reviewing the AT24C16C-XHM-B datasheet, AT24C16C-XHM-B pinout, AT24C16C-XHM-B application, or AT24C16C-XHM-B equivalent, key selection criteria include guaranteed 1.7V operation, FM+ support at ≥2.5V, 16-byte page write capability, 1,000,000 write endurance, and VFBGA-8 package compatibility with high-density PCB layouts.
Technical Context
The AT24C16C-XHM-B implements a true I²C slave interface with open-drain SDA/SCL pins, integrated Schmitt triggers and noise-filtered inputs, and bidirectional data transfer protocol compliant with I²C specification revisions. Its internal architecture includes an address register and counter, high-voltage generation circuit for EEPROM programming, and Power-on Reset (POR) circuit ensuring reliable initialization at VCC ≥1.5V with tPUP ≥100 µs delay before command acceptance.
Memory is partitioned into 128 pages of 16 bytes each; page writes are restricted to same-row addresses (A10–A4 identical), with automatic lower-4-bit address increment and wraparound within page boundaries. Write protection is implemented via dedicated WP pin: tied to VCC disables all writes, tied to GND enables full-array writes, and floating state defaults to GND via internal pull-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2,048 × 8 bits) - sufficient for firmware revision flags, device serial numbers, and multi-sensor calibration coefficients in compact systems. |
| Supply Voltage | 1.7V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level-shifting. |
| I²C Speed Modes | 100 kHz (1.7–5.5V), 400 kHz (1.7–5.5V), 1 MHz FM+ (2.5–5.5V) - supports legacy and high-throughput host controllers with voltage-aware timing compliance. |
| Write Endurance | 1,000,000 cycles - ensures >10 years of daily reconfiguration in industrial logging or field-upgrade applications. |
| Data Retention | 100 years at 55°C - guarantees long-term integrity of stored calibration, security keys, or configuration without refresh. |
| Standby Current | ≤6 μA at 5.5V - minimizes battery drain in always-on IoT edge nodes and portable medical devices. |
| Page Write Size | 16-byte pages with partial-write support - reduces bus transaction count when updating grouped parameters like ADC offset/gain sets. |
Pinout & Package
AT24C16C-XHM-B is supplied in an 8-ball Very Thin Fine-Pitch Ball Grid Array (VFBGA) package with 0.4 mm pitch and 2.0 mm × 1.6 mm footprint. The exposed pad is internally connected to GND and must be soldered to PCB ground plane for thermal and EMI performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Ball 4) | Ground reference | System return path; must be low-impedance connection to PCB ground plane for stable I²C signaling and noise immunity. |
| VCC (Ball 8) | Power supply input | Supplies core logic and EEPROM array; requires local 100 nF ceramic decoupling placed ≤2 mm from ball. |
| WP (Ball 7) | Hardware write-protect control | Active-high signal: logic high (≥0.7×VCC) disables all writes; floating defaults to GND via internal pull-down. |
| SCL (Ball 6) | Serial clock input | Master-generated clock; open-drain compatible; requires external pull-up resistor (≤4 kΩ for 400 kHz, ≤1.3 kΩ for 1 MHz). |
| SDA (Ball 5) | Serial data bidirectional I/O | Open-drain bus line shared with other I²C slaves; must use same pull-up as SCL and meet CL ≤100 pF timing constraints. |
Key Features
| Feature | Design Value |
|---|---|
| FM+ I²C Support | Enables 1 MHz operation at 2.5–5.5V, reducing EEPROM write latency by up to 4× versus standard mode - critical for real-time parameter updates in motor control loops. |
| Dedicated WP Pin | Provides hardware-level write lock independent of software state, preventing corruption during brown-out, reset, or firmware crash - essential for safety-critical configuration storage. |
| 16-Byte Page Writes | Allows burst programming of related parameters (e.g., 4× 4-byte floating-point coefficients) in single I²C transaction, cutting bus overhead by 75% vs. byte-by-byte writes. |
| Schmitt Trigger Inputs | Rejects sub-50 ns noise spikes on SCL/SDA lines, eliminating false start/stop detection in electrically noisy industrial environments (e.g., PLC backplanes). |
| POR Circuit with tPUP | Guarantees 100 µs minimum delay after VCC stabilization before accepting commands - prevents spurious writes during power ramp-up in battery-powered devices. |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Backup |
|---|---|
Use Scenario: Storing factory-trimmed gain/offset coefficients and temperature compensation tables for analog front-end sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed at power-on and during field recalibration; retains data across 10+ year product lifecycle. Use Value: Eliminates need for external trimming potentiometers and enables automated calibration workflows using I²C host MCU - reducing BOM cost and assembly time. | Use Scenario: Preserving user-adjusted therapy parameters (e.g., infusion rate, alarm thresholds) and device serial identity in portable insulin pumps and nebulizers. IC Role / Device Role / Timing Role: Battery-backed configuration vault; survives >10,000 power cycles and maintains data integrity during 10-year shelf life. Use Value: Ensures patient-specific settings persist through battery replacement and firmware updates - meeting IEC 62304 Class B software safety requirements. |
| Smart Meter Firmware Revision Tracking | Automotive Body Control Module Settings |
Use Scenario: Recording firmware version, update timestamp, and cryptographic signature hash after OTA updates in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Secure metadata log; written once per update with hardware WP enabled post-write to prevent tampering. Use Value: Provides auditable firmware lineage for utility regulatory compliance and enables rollback to known-good versions during field failures. | Use Scenario: Storing seat position memory, mirror angle presets, and lighting profiles in automotive door modules interfaced to CAN/LIN gateways. IC Role / Device Role / Timing Role: Low-power configuration store accessed only during ignition-on initialization or user button press events. Use Value: Achieves <1 µA total module standby current by leveraging AT24C16C-XHM-B's 6 µA max ISB - extending battery life in parked vehicle scenarios. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C16D-XHM-B | Same 16-Kbit capacity and VFBGA-8 package, but supports extended 1.6V–5.5V VCC range and enhanced 4 kV HBM ESD rating (vs. 4 kV typical). | Required where 1.6V operation or higher ESD robustness is mandated (e.g., automotive infotainment power domains). | Select AT24C16D-XHM-B if design operates below 1.7V or requires AEC-Q200 stress testing evidence. |
| M95128-DFMN6TP | 128-Kbit SPI EEPROM in 8-lead SOIC; no I²C interface, higher density, 5 ms write cycle, 40 MHz SPI clock. | Suitable for systems with SPI-only host interfaces and need for larger configuration space (e.g., FPGA bitstream storage). | Choose M95128-DFMN6TP only if host lacks I²C peripheral and board layout allows SOIC footprint - not drop-in compatible. |
Compared with AT24C16C-XHM-B, AT24C16D-XHM-B extends low-voltage operation marginally but shares identical pinout and timing; M95128-DFMN6TP offers 8× more memory and faster interface but requires SPI hardware redesign and larger PCB area - making AT24C16C-XHM-B optimal for cost-sensitive, space-constrained I²C-based embedded systems requiring proven 1.7V–5.5V interoperability.
Availability
AT24C16C-XHM-B is available at Aetrix Electronics and suitable for industrial sensor calibration storage, medical device configuration backup, and smart meter firmware revision tracking requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant green packaging.
Supply support for AT24C16C-XHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with ISO 9001-certified manufacturing and global distribution.
The AT24C16C-XHM-B belongs to Microchip's AT24Cxx family of I²C serial EEPROMs, engineered for ultra-low-power, wide-voltage industrial and commercial applications where reliability, small footprint, and guaranteed write endurance are critical.
FAQ
What is the maximum I²C clock frequency supported by the AT24C16C-XHM-B?
The AT24C16C-XHM-B supports 100 kHz standard mode across 1.7–5.5V, 400 kHz fast mode across 1.7–5.5V, and 1 MHz fast mode plus (FM+) only at 2.5–5.5V. Operation above 400 kHz requires VCC ≥2.5V and strict adherence to AC timing parameters including tLOW ≥500 ns and tHIGH ≥400 ns per Table 4-3 of DS20006051A. The AT24C16C-XHM-B does not support FM+ below 2.5V.
Does the AT24C16C-XHM-B require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C16C-XHM-B requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Recommended values are ≤10 kΩ for 100 kHz, ≤4 kΩ for 400 kHz, and ≤1.3 kΩ for 1 MHz FM+ operation, with total bus capacitance limited to 100 pF. The AT24C16C-XHM-B itself does not integrate pull-up resistors.
How does the Write-Protect (WP) pin function on the AT24C16C-XHM-B?
The WP pin on the AT24C16C-XHM-B is an active-high hardware lock: when driven to VCC (≥0.7×VCC), it disables all write operations to the entire memory array; when tied to GND, normal writes are permitted. If left floating, the AT24C16C-XHM-B internally pulls WP down to GND, but Microchip recommends hard-wiring WP to a defined state to prevent noise-induced protection failure.
What is the write cycle time for the AT24C16C-XHM-B, and does it vary with voltage or temperature?
The AT24C16C-XHM-B has a maximum self-timed write cycle time of 5 ms, specified across the full industrial temperature range (-40°C to +85°C) and VCC range (1.7–5.5V). This value is constant and does not scale with supply voltage or ambient temperature - all writes complete within this bound regardless of operating conditions, enabling deterministic firmware timeout handling.
Is the AT24C16C-XHM-B compatible with standard I²C protocol implementations in common microcontrollers?
Yes, the AT24C16C-XHM-B is fully compliant with standard I²C protocol specifications, supporting START/STOP conditions, 7-bit addressing with R/W bit, ACK/NACK handshaking, and repeated START. It operates correctly with STM32, PIC, AVR, and ARM Cortex-M series MCUs using their native I²C peripherals - confirmed by Microchip's interoperability testing and documented in Application Note AN229.
AT24C16C-XHM-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C16C-XHM-B FAQ
1.How can I place an order for AT24C16C-XHM-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C16C-XHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C16C-XHM-B reliable?
The price and inventory of AT24C16C-XHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C16C-XHM-B is usually 5 days.
3.What payment methods are accepted for AT24C16C-XHM-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C16C-XHM-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C16C-XHM-B?
AT24C16C-XHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C16C-XHM-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C16C-XHM-B?
For technical support, including AT24C16C-XHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C16C-XHM-B requirements.
6.How does Aetrix verify that AT24C16C-XHM-B is sourced from the original manufacturer or authorized distributors?
All AT24C16C-XHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C16C-XHM-B meets industry standards.
7.What is the process for return or replacement of AT24C16C-XHM-B?
All AT24C16C-XHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C16C-XHM-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C16C-XHM-B part is unused and in its original packaging.
Return procedure for AT24C16C-XHM-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C16C-XHM-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
