Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C512BN-SH-B

Name: AT24C512BN-SH-B
Brand: Microchip Technology
SKU: AT24C512BN-SH-B
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C512BN-SH-B

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT24C512BN-SH-B.pdf

Description:: IC EEPROM 512KBIT I2C 1MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,446

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C512BN-SH-B from Microchip Technology (formerly Atmel) is a 512 Kbit (65,536 × 8) two-wire serial EEPROM with 1.8 V operation (1.8–3.6 V), 128-byte page write capability, hardware write protection via WP pin, and Schmitt-triggered noise-suppressing inputs. It supports up to 1 MHz I²C communication at 2.5/5.5 V and 400 kHz at 1.8 V, and is used in industrial control modules for firmware parameter storage and calibration data retention.

For engineers reviewing the AT24C512BN-SH-B datasheet, AT24C512BN-SH-B pinout, AT24C512BN-SH-B application, or AT24C512BN-SH-B equivalent, key selection criteria include low-voltage 1.8 V compatibility, 8-lead JEDEC SOIC (8S1) package with NiPdAu lead finish, 1,000,000 write endurance, 40-year data retention, and cascading support for up to eight devices on a shared I²C bus.

Technical Context

The AT24C512BN-SH-B implements a standard two-wire (I²C-compatible) interface with open-drain SDA and edge-triggered SCL, supporting both byte and 128-byte page writes. Its internal address counter enables sequential reads across memory boundaries, while hardware device addressing uses A0–A2 pins to allow up to eight devices per bus.

It features an internal high-voltage pump for write operations, self-timed 5 ms max write cycles, and dual supply voltage modes: 1.8 V (1.8–3.6 V) and 2.5 V (2.5–5.5 V). The AT24C512BN-SH-B variant is specifically configured for 1.8 V operation and packaged in 8-lead JEDEC SOIC (8S1) with NiPdAu plating.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	524,288 bits (65,536 × 8), organized as 512 pages of 128 bytes - enables efficient block-level configuration storage without external address latches.
Supply Voltage	1.8 V to 3.6 V - supports direct integration into ultra-low-power 1.8 V microcontroller systems without level-shifting.
I²C Clock Frequency	400 kHz at 1.8 V - ensures reliable timing margin under low-voltage conditions with standard I²C master peripherals.
Write Endurance	1,000,000 cycles - guarantees long-term reliability for frequently updated calibration or logging applications.
Data Retention	40 years at +85°C - validated for industrial environments where firmware settings must persist over decades.
Page Write Size	128 bytes - reduces write transaction overhead compared to byte-write-only EEPROMs, improving system-level update efficiency.
Write Protect	Hardware-enabled via WP pin tied to VCC - prevents accidental overwrites during power-up/down or firmware glitches.

Pinout & Package

AT24C512BN-SH-B is supplied in an 8-lead JEDEC SOIC (8S1) package with NiPdAu lead finish, measuring 4.9 mm × 6.0 mm × 1.75 mm (max height), compliant with RoHS and halogen-free requirements.

Pin/Terminal	Circuit Role	Design Meaning
A0	Device Address Input	Hardwired logic input determining LSB of 7-bit I²C slave address; enables multi-device bus configuration with up to seven other AT24C512B variants.
A1	Device Address Input	Second bit of 3-bit hardware address; must be fixed to VCC or GND - floating state defaults to GND but is not recommended due to noise susceptibility.
A2	Device Address Input	MSB of 3-bit hardware address; combined with A0–A1, selects one of eight possible I²C addresses (0x50–0x57) on shared bus.
GND	Ground Reference	Primary return path for all internal circuitry and I/O; requires low-impedance connection to system ground plane to maintain noise immunity.
VCC	Power Supply	1.8–3.6 V DC input; powers internal logic, memory array, and charge pump - bypass capacitor (0.1 µF) required within 10 mm of pin.
WP	Write Protect Control	Active-high enable: tied to VCC disables all write operations; tied to GND enables full read/write access - critical for field firmware safety.
SCL	Serial Clock Input	Positive-edge clock for data sampling; requires external pull-up resistor (typically 2.2–10 kΩ) and supports 400 kHz max at 1.8 V.
SDA	Serial Data I/O	Open-drain bidirectional bus line; shares pull-up with other I²C devices; supports acknowledge polling during write cycles.

Key Features

Feature	Design Value
Low-voltage operation	Functional down to 1.8 V with full 400 kHz I²C speed - eliminates need for voltage translators in battery-powered or energy-harvesting designs.
Schmitt-trigger inputs	Input hysteresis on SCL/SDA/A0–A2/WP suppresses noise-induced false transitions in electrically noisy industrial environments.
128-byte page write mode	Reduces total I²C transaction time by >90% vs. byte writes for contiguous 128-byte updates - critical for fast factory programming or OTA parameter sync.
Hardware + software write protection	WP pin blocks all writes when high; software lock bits further restrict access to designated memory regions - layered security for critical configuration data.
Cascadable architecture	Three hardware address pins (A0–A2) allow eight identical AT24C512BN-SH-B devices on one I²C bus - simplifies BOM consolidation and memory expansion.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data Retention
Use Scenario: Storing sensor calibration coefficients, alarm thresholds, and user-defined operating modes in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed via I²C during boot and runtime; retains values across power cycles and brownouts. Use Value: Enables field-replaceable modules to retain site-specific tuning without requiring reprogramming after each power loss.	Use Scenario: Holding factory-calibrated gain/offset values for ECG amplifier channels and regulatory audit logs in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-critical calibration data; WP pin prevents unauthorized modification during service. Use Value: Meets IEC 62304 Class C software requirements for data integrity and traceability over 40-year product lifetime.
Smart Energy Meter Firmware Settings	Automotive Body Control Module NVM
Use Scenario: Saving tariff schedules, metering constants, and communication credentials in ANSI C12.22-compliant smart meters operating on 1.8 V rails. IC Role / Device Role / Timing Role: I²C-connected EEPROM interfaced directly with 1.8 V metrology SoC; withstands 10,000+ write cycles/year. Use Value: Eliminates need for external voltage translation, reducing bill-of-materials cost and PCB area in space-constrained meter modules.	Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units with strict AEC-Q100 Grade 2 temperature compliance. IC Role / Device Role / Timing Role: Industrial-temp (−40°C to +85°C) nonvolatile memory with 1,000,000 write endurance - survives repeated vehicle power cycling. Use Value: Supports OEM personalization features without compromising reliability in under-hood thermal environments.

Industrial PLC Configuration Storage

Medical Device Calibration Data Retention

Use Scenario: Storing sensor calibration coefficients, alarm thresholds, and user-defined operating modes in programmable logic controllers deployed in factory automation.

IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed via I²C during boot and runtime; retains values across power cycles and brownouts.

Use Value: Enables field-replaceable modules to retain site-specific tuning without requiring reprogramming after each power loss.

Use Scenario: Holding factory-calibrated gain/offset values for ECG amplifier channels and regulatory audit logs in portable diagnostic equipment.

IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-critical calibration data; WP pin prevents unauthorized modification during service.

Use Value: Meets IEC 62304 Class C software requirements for data integrity and traceability over 40-year product lifetime.

Smart Energy Meter Firmware Settings

Automotive Body Control Module NVM

Use Scenario: Saving tariff schedules, metering constants, and communication credentials in ANSI C12.22-compliant smart meters operating on 1.8 V rails.

IC Role / Device Role / Timing Role: I²C-connected EEPROM interfaced directly with 1.8 V metrology SoC; withstands 10,000+ write cycles/year.

Use Value: Eliminates need for external voltage translation, reducing bill-of-materials cost and PCB area in space-constrained meter modules.

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units with strict AEC-Q100 Grade 2 temperature compliance.

IC Role / Device Role / Timing Role: Industrial-temp (−40°C to +85°C) nonvolatile memory with 1,000,000 write endurance - survives repeated vehicle power cycling.

Use Value: Supports OEM personalization features without compromising reliability in under-hood thermal environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C512BN-SH-T	Identical electrical specs and pinout; differs only in tape-and-reel packaging (5K/reel vs. bulk).	No functional difference; selected for automated SMT assembly instead of manual/hand-solder prototyping.	Choose AT24C512BN-SH-T for volume production; AT24C512BN-SH-B is optimal for engineering validation and small-batch builds.
M24512-RDW6TP/K	STMicroelectronics 512 Kbit EEPROM; supports 1.7–5.5 V, 1 MHz I²C, but lacks dedicated WP pin - write protection relies solely on software locks.	Requires firmware-level protection logic; unsuitable where hardware-enforced write disable is mandated (e.g., medical audit trails).	Select M24512-RDW6TP/K only if board layout already accommodates its 8-lead TSSOP package and system firmware implements robust lock-byte management.

Compared with AT24C512BN-SH-B, AT24C512BN-SH-T offers identical performance in tape-and-reel form for SMT lines, while M24512-RDW6TP/K trades hardware WP for broader voltage range and higher speed - making it viable only where system-level write control suffices and package compatibility is confirmed.

Availability

AT24C512BN-SH-B is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and smart utility metering requiring stable component supply across extended product lifecycles.

Supply support for AT24C512BN-SH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24Cxx EEPROM family, delivering high-reliability nonvolatile memory solutions since 1980.

The AT24C512B series was designed for industrial and commercial systems demanding low-voltage operation, cascaded memory expansion, and long-term data integrity - particularly in applications where firmware parameters must survive 40+ years without refresh.

FAQ

What voltage range does the AT24C512BN-SH-B support?

The AT24C512BN-SH-B supports 1.8 V to 3.6 V operation, as specified in its ordering code suffix "-SH" denoting the 1.8 V variant. It is not rated for 2.5 V–5.5 V operation - that functionality belongs to the -SH25 variants. Operating outside 1.8–3.6 V may cause communication failure or data corruption in the AT24C512BN-SH-B.

Does the AT24C512BN-SH-B have a built-in write protect feature?

Yes, the AT24C512BN-SH-B includes a dedicated Write Protect (WP) pin. When WP is driven high (to VCC), all write operations - including byte, page, and erase - are inhibited. This hardware-level protection operates independently of software commands and remains active during power-up sequences, ensuring robust safeguarding of critical data in the AT24C512BN-SH-B.

What package type is used for the AT24C512BN-SH-B?

The AT24C512BN-SH-B is packaged in an 8-lead JEDEC SOIC (8S1) with NiPdAu lead finish. Its dimensions are 4.9 mm × 6.0 mm × 1.75 mm (max height), and it complies with RoHS and halogen-free standards. This package is distinct from TSSOP, dBGA2, or PDIP variants offered in the broader AT24C512B family.

How many devices can share the same I²C bus with the AT24C512BN-SH-B?

Up to eight AT24C512BN-SH-B devices can share a single I²C bus using the three hardware address pins A0, A1, and A2. Each combination of A0–A2 sets a unique 3-bit portion of the 7-bit I²C slave address (0x50–0x57), enabling individual addressing without software arbitration - a core capability confirmed for the AT24C512BN-SH-B.

What is the maximum write cycle time for the AT24C512BN-SH-B?

The AT24C512BN-SH-B has a maximum write cycle time of 5 ms, applicable to both byte and page writes. This value is guaranteed across the full operating temperature range (−40°C to +85°C) and supply voltage (1.8–3.6 V). During this period, the device does not respond to I²C commands - acknowledge polling must be used to detect completion before initiating subsequent operations on the AT24C512BN-SH-B.

AT24C512BN-SH-B Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 512Kbit

Memory Organization:: 64K x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 1.8V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT24C512BN-SH-B FAQ

1.How can I place an order for AT24C512BN-SH-B through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C512BN-SH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C512BN-SH-B reliable?

The price and inventory of AT24C512BN-SH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C512BN-SH-B is usually 5 days.

3.What payment methods are accepted for AT24C512BN-SH-B?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C512BN-SH-B transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C512BN-SH-B?

AT24C512BN-SH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C512BN-SH-B order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C512BN-SH-B?

For technical support, including AT24C512BN-SH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C512BN-SH-B requirements.

6.How does Aetrix verify that AT24C512BN-SH-B is sourced from the original manufacturer or authorized distributors?

All AT24C512BN-SH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C512BN-SH-B meets industry standards.

7.What is the process for return or replacement of AT24C512BN-SH-B?

All AT24C512BN-SH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C512BN-SH-B, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C512BN-SH-B part is unused and in its original packaging.

Return procedure for AT24C512BN-SH-B:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…