Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C512B-TH25-B

Name: AT24C512B-TH25-B
Brand: Microchip Technology
SKU: AT24C512B-TH25-B
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C512B-TH25-B

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: AT24C512B-TH25-B.pdf

Description:: IC EEPROM 512KBIT I2C 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,356

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C512B-TH25-B from Microchip Technology (formerly Atmel) is a 512 Kbit two-wire serial EEPROM with 65,536 × 8-bit organization, 2.5V operation (2.5V to 5.5V), 1 MHz I²C interface speed, hardware write protection via WP pin, and 128-byte page write capability. It is used in industrial control modules for nonvolatile parameter storage requiring low-voltage compatibility and high endurance.

For engineers reviewing the AT24C512B-TH25-B datasheet, AT24C512B-TH25-B pinout, AT24C512B-TH25-B application, or AT24C512B-TH25-B equivalent, key selection criteria include VCC range (2.5–5.5 V), TSSOP-8 package footprint, 1 MHz clock support at 2.5V/5.5V, 1,000,000 write cycles, and hardware-based write protection using the WP pin.

Technical Context

The AT24C512B-TH25-B implements a standard two-wire (I²C-compatible) serial interface with Schmitt-triggered, noise-filtered inputs and open-drain SDA/SCL pins supporting multi-master bus sharing. Its internal address counter enables sequential reads across pages, and cascading up to eight devices is supported via three hardware address pins (A0–A2).

Write operations use self-timed internal programming with a maximum 5 ms cycle time; page writes allow up to 128 bytes per transaction with automatic address increment within the same 128-byte page boundary. The device enters standby mode after STOP condition receipt and supports software reset via protocol-specified dummy clocking sequence.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	524,288 bits (65,536 × 8), enabling storage of firmware calibration data or configuration registers in space-constrained embedded systems.
Supply Voltage Range	2.5V to 5.5V - compatible with 3.3V and 5V logic domains without level-shifting in industrial microcontroller interfaces.
I²C Clock Frequency	Up to 1 MHz at 2.5V/5.5V - supports high-throughput parameter updates in real-time control applications.
Write Endurance	1,000,000 cycles - ensures reliable logging of operational events over 10+ years in programmable logic controllers.
Data Retention	40 years at 85°C - guarantees long-term integrity of stored calibration coefficients in unpowered field-deployed equipment.
Page Write Size	128 bytes - allows efficient bulk update of sensor offset tables or communication protocol descriptors without excessive transaction overhead.
Standby Current	2.0 µA at 2.5V - minimizes power draw in battery-backed metering or remote monitoring nodes during idle periods.

Pinout & Package

AT24C512B-TH25-B is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, with gull-wing leads and NiPdAu lead finish. Pin 1 is marked by a dot in the top-left corner of the package.

Pin/Terminal	Circuit Role	Design Meaning
A0	Device Address Input	Hardwired to GND or VCC to configure one of eight possible I²C slave addresses; floating defaults to logic low.
A1	Device Address Input	Second bit of 3-bit hardware address; enables multi-device bus topology without software address conflict.
A2	Device Address Input	Third bit of 3-bit hardware address; required for cascading up to eight AT24C512B-TH25-B devices on a single I²C bus.
GND	Ground Reference	System return path for VCC and signal logic; must be low-impedance to maintain noise immunity in mixed-signal environments.
VCC	Power Supply	2.5V to 5.5V supply input; decoupling capacitor (0.1 µF) recommended adjacent to pin for stable I²C timing.
WP	Write Protect Control	Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access.
SCL	Serial Clock Input	Positive-edge sampled clock for synchronous data transfer; requires external pull-up resistor (1.3 kΩ typical at 5V).
SDA	Serial Data I/O	Bidirectional open-drain bus line; shared across multiple I²C devices; requires same external pull-up as SCL.

Key Features

Feature	Design Value
Two-wire Serial Interface	Fully compliant with I²C-bus specification, enabling direct connection to ARM Cortex-M, PIC, and STM32 microcontrollers without protocol translation.
Schmitt Trigger Inputs	Input hysteresis on SCL/SDA suppresses noise-induced false clocking in electrically noisy industrial enclosures.
128-byte Page Write Mode	Reduces firmware update time by >90% vs. byte-write for block-level configuration storage (e.g., 128-byte CAN message buffers).
Hardware + Software Write Protection	WP pin provides immediate physical lockout; combined with software address locking, prevents accidental overwrites during field firmware upgrades.
Industrial Temperature Range	–40°C to +85°C operation validated - suitable for deployment in outdoor utility meters, factory automation HMIs, and railway signaling units.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Memory
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime reconfiguration. Use Value: Enables field-serviceable parameter updates without firmware reflashing; 1M write cycles support daily commissioning over 27 years.	Use Scenario: Retaining sensor calibration coefficients, patient-specific therapy settings, and audit logs in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated data with hardware write protection (WP pin tied to system security controller). Use Value: Meets IEC 62304 Class C software requirements for data integrity; 40-year retention ensures lifetime device compliance without recalibration.
Smart Energy Meter Firmware Backup	Automotive Body Control Module NVM
Use Scenario: Backing up tariff schedules, billing counters, and communication stack credentials in ANSI C12.22-compliant smart meters exposed to wide ambient temperature swings. IC Role / Device Role / Timing Role: Secondary NVM holding critical state variables during brown-out recovery and firmware OTA updates. Use Value: 2.5–5.5V operation eliminates need for dedicated LDO; 5 ms max write time ensures fast commit before power loss detection triggers.	Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive BCMs where ECU space and BOM count are constrained. IC Role / Device Role / Timing Role: Compact, AEC-Q200–compatible (via qualification of TSSOP package) serial EEPROM interfaced to 8-bit/16-bit automotive MCUs. Use Value: TSSOP-8 footprint matches legacy designs; 1 MHz I²C speed enables rapid profile loading at vehicle startup without delaying CAN bus initialization.

Industrial PLC Configuration Storage

Medical Device Calibration Memory

Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines.

IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime reconfiguration.

Use Value: Enables field-serviceable parameter updates without firmware reflashing; 1M write cycles support daily commissioning over 27 years.

Use Scenario: Retaining sensor calibration coefficients, patient-specific therapy settings, and audit logs in portable infusion pumps and diagnostic monitors.

IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated data with hardware write protection (WP pin tied to system security controller).

Use Value: Meets IEC 62304 Class C software requirements for data integrity; 40-year retention ensures lifetime device compliance without recalibration.

Smart Energy Meter Firmware Backup

Automotive Body Control Module NVM

Use Scenario: Backing up tariff schedules, billing counters, and communication stack credentials in ANSI C12.22-compliant smart meters exposed to wide ambient temperature swings.

IC Role / Device Role / Timing Role: Secondary NVM holding critical state variables during brown-out recovery and firmware OTA updates.

Use Value: 2.5–5.5V operation eliminates need for dedicated LDO; 5 ms max write time ensures fast commit before power loss detection triggers.

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive BCMs where ECU space and BOM count are constrained.

IC Role / Device Role / Timing Role: Compact, AEC-Q200–compatible (via qualification of TSSOP package) serial EEPROM interfaced to 8-bit/16-bit automotive MCUs.

Use Value: TSSOP-8 footprint matches legacy designs; 1 MHz I²C speed enables rapid profile loading at vehicle startup without delaying CAN bus initialization.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STMicroelectronics M24C512-RDW6TP/K	Same 512 Kbit size, 2.5–5.5V, TSSOP-8, but rated for 400 kHz only at 2.5V (vs. 1 MHz for AT24C512B-TH25-B); lower standby current (1 µA @ 2.5V).	Preferred where ultra-low power dominates over write speed; not suitable for high-throughput parameter streaming.	Select when system clock budget is tight and write frequency is low (<100 writes/hour); verify I²C timing margins at 1 MHz if migrating from AT24C512B-TH25-B.
ON Semiconductor CAT24C512WI-GT3	Identical 512 Kbit, 2.5–5.5V, TSSOP-8, 1 MHz support, but uses different internal page architecture (64-byte pages vs. 128-byte); same WP pin function.	Requires firmware adaptation for page-boundary handling during bulk writes; otherwise drop-in for read-heavy applications.	Choose for cost-sensitive volume production where page write logic can be updated; avoid if existing firmware relies on 128-byte atomic page commits.

Compared with M24C512-RDW6TP/K and CAT24C512WI-GT3, the AT24C512B-TH25-B delivers higher I²C throughput (1 MHz), larger native page size (128 bytes), and broader industrial qualification history - making it optimal for real-time configuration updates in PLCs and energy meters where speed and field-proven reliability are critical.

Availability

AT24C512B-TH25-B is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and smart metering applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for AT24C512B-TH25-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and qualification for the AT24Cxx EEPROM family.

The AT24C512B-TH25-B belongs to Microchip's serial EEPROM product line, designed specifically for robust, low-power nonvolatile storage in industrial, automotive, and medical systems where data integrity and long-term reliability are mandatory.

FAQ

What is the operating voltage range for the AT24C512B-TH25-B?

The AT24C512B-TH25-B operates from 2.5V to 5.5V, supporting both 3.3V and 5V system rails without external level shifters. This dual-voltage capability is confirmed in Table 2-2 of the datasheet under VCC2 specification, and distinguishes it from the 1.8V variant (AT24C512B-TH-B). The "25" suffix explicitly denotes the 2.5V operation range.

Which package type does the AT24C512B-TH25-B use?

The AT24C512B-TH25-B uses an 8-lead Thin Shrink Small Outline Package (TSSOP) with 4.4 mm body width, as defined in the Ordering Information table (8A2 package code) and verified in Package Drawing 8A2. It features NiPdAu lead finish and is RoHS-compliant, suitable for fine-pitch automated assembly.

Does the AT24C512B-TH25-B support 1 MHz I²C communication?

Yes, the AT24C512B-TH25-B supports up to 1 MHz I²C clock frequency when operated at 2.5V or 5.5V, as specified in Table 2-3 (AC Characteristics). This is distinct from the 1.8V variant, which is limited to 400 kHz. The higher speed enables faster firmware updates and real-time parameter writes in time-critical applications.

How many devices can share the same I²C bus with the AT24C512B-TH25-B?

Up to eight AT24C512B-TH25-B devices can share a single I²C bus using the three hardware address pins (A0, A1, A2). Each pin can be hardwired to GND or VCC, yielding 2³ = 8 unique 7-bit slave addresses. This cascading capability is explicitly documented in Section 4 ("Device Addressing") and Figure 6-1 of the datasheet.

What is the write endurance and data retention of the AT24C512B-TH25-B?

The AT24C512B-TH25-B guarantees 1,000,000 write cycles and 40 years of data retention at +85°C, as stated in the Features list and Table 2-3. These values are characterized and tested per JEDEC standards, ensuring long-term reliability in applications such as utility metering and industrial control where infrequent but mission-critical writes occur over decades.

AT24C512B-TH25-B Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 512Kbit

Memory Organization:: 64K x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 550 ns

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

AT24C512B-TH25-B FAQ

1.How can I place an order for AT24C512B-TH25-B through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C512B-TH25-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C512B-TH25-B reliable?

The price and inventory of AT24C512B-TH25-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C512B-TH25-B is usually 5 days.

3.What payment methods are accepted for AT24C512B-TH25-B?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C512B-TH25-B transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C512B-TH25-B?

AT24C512B-TH25-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C512B-TH25-B order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C512B-TH25-B?

For technical support, including AT24C512B-TH25-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C512B-TH25-B requirements.

6.How does Aetrix verify that AT24C512B-TH25-B is sourced from the original manufacturer or authorized distributors?

All AT24C512B-TH25-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C512B-TH25-B meets industry standards.

7.What is the process for return or replacement of AT24C512B-TH25-B?

All AT24C512B-TH25-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C512B-TH25-B, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C512B-TH25-B part is unused and in its original packaging.

Return procedure for AT24C512B-TH25-B:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…