Microchip Technology AT24C512B-TH-T
- Part No.:
- AT24C512B-TH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C512B-TH-T.pdf
- Description:
- IC EEPROM 512KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,809
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C512B-TH-T from Microchip Technology (formerly Atmel) is a 512 Kbit (65,536 × 8) two-wire serial EEPROM with 1.8 V to 3.6 V operation, 128-byte page write capability, hardware write protection via WP pin, and 1 MHz I²C compatibility at 2.5–5.5 V. It serves as nonvolatile configuration storage in industrial controllers, embedded sensors, and power management units requiring low-voltage reliability.
For engineers reviewing the AT24C512B-TH-T datasheet, AT24C512B-TH-T pinout, AT24C512B-TH-T application, or AT24C512B-TH-T equivalent, key selection criteria include voltage range (1.8V–3.6V), TSSOP-8 package footprint, 40-year data retention, 1,000,000 write endurance, and cascading support for up to eight devices on a shared I²C bus.
Technical Context
The AT24C512B-TH-T implements a standard two-wire (I²C-compatible) interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain bidirectional data transfer. Its internal architecture features a 16-bit address counter, 512-page memory organization (128 bytes/page), and hardware/software write protection logic tied to the WP pin state.
It supports both byte and page write modes, with self-timed internal write cycles (≤5 ms), acknowledge polling for completion detection, and automatic address roll-over during sequential reads/writes. Device addressing uses three hardwired A2–A0 pins, enabling up to eight devices per bus without external decoding logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 524,288 bits (65,536 × 8), sufficient for firmware calibration tables or device configuration profiles |
| Supply Voltage Range | 1.8 V to 3.6 V - enables direct integration into 1.8 V/2.5 V microcontroller systems without level-shifting |
| I²C Clock Frequency | Up to 1 MHz at 2.5–5.5 V; 400 kHz at 1.8 V - balances speed and noise immunity in mixed-signal environments |
| Write Endurance | 1,000,000 cycles - supports frequent parameter updates in field-upgradable industrial equipment |
| Data Retention | 40 years at 85°C - ensures long-term integrity of stored calibration, serial numbers, or security keys |
| Page Write Size | 128 bytes - minimizes write latency versus byte-write while avoiding excessive bus occupancy |
| Standby Current | 1.0 µA at 1.8 V - critical for battery-backed real-time clocks and energy-harvesting sensor nodes |
Pinout & Package
AT24C512B-TH-T is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP) with 4.4 mm body width, 0.65 mm lead pitch, and NiPdAu lead finish. Pin 1 is located at the bottom-left corner when viewing the top marking side with the notch or dot oriented left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired to GND or VCC to configure one of eight possible I²C slave addresses (0x50–0x57) |
| A1 | Device Address Input | Part of 3-bit hardware address; floating defaults to logic low via internal pull-down |
| A2 | Device Address Input | Enables multi-device bus topology; must be externally biased for deterministic addressing |
| GND | Ground Reference | Return path for all internal circuitry; requires low-impedance connection to system ground plane |
| VCC | Power Supply | 1.8 V to 3.6 V supply input; bypass capacitor (0.1 µF) required within 5 mm of pin |
| WP | Write Protect Control | Logic high (VCC) disables all writes; logic low (GND) enables normal operation; floating defaults to enabled |
| SCL | Serial Clock Input | Positive-edge clock for data-in; negative-edge sampling for data-out; requires external pull-up resistor (1.3 kΩ typical) |
| SDA | Serial Data I/O | Bidirectional open-drain line; shared across multiple I²C devices; requires same external pull-up as SCL |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire Serial Interface | Fully compatible with I²C-bus protocol (standard/fast mode), reducing PCB routing complexity vs. SPI |
| Schmitt Trigger Inputs | Enhanced noise immunity on SDA/SCL lines, enabling reliable operation in electrically noisy industrial enclosures |
| Hardware Write Protection | WP pin provides immediate, latch-free memory lock-no software overhead or register access required |
| 128-byte Page Write Mode | Reduces total write time by >90% vs. byte-write for contiguous data blocks (e.g., sensor log buffers) |
| Industrial Temperature Range | Specified from –40°C to +85°C - validated for deployment in automotive ECUs and outdoor telecom gear |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and firmware update flags in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via I²C during boot and runtime reconfiguration. Use Value: Enables field updates without hardware modification; 40-year retention ensures parameter persistence across equipment lifecycle. | Use Scenario: Holding sensor offset/gain coefficients, patient-specific therapy settings, and regulatory audit logs in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault with hardware write lock (WP pin) to prevent accidental overwrites during clinical use. Use Value: Meets IEC 62304 Class C software safety requirements through guaranteed write-cycle endurance and data integrity. |
| Smart Energy Meter Firmware Backup | Automotive Body Control Module NVM |
Use Scenario: Backing up tariff schedules, metering registers, and communication stack credentials in ANSI C12.19-compliant electricity meters exposed to wide temperature swings. IC Role / Device Role / Timing Role: Secondary NVM holding critical operational data synchronized with primary flash memory during power-fail events. Use Value: 1 µA standby current extends supercapacitor hold-up time; 1.8 V operation aligns with ultra-low-power metrology SoCs. | Use Scenario: Storing door lock actuator profiles, mirror position memories, and lighting dimming curves in vehicle body control units operating across –40°C to +105°C under hood conditions. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfacing directly with 1.8 V CAN/LIN transceiver power domains. Use Value: AEC-Q100 stress-tested reliability and 1M write cycles support 15+ year vehicle service life with daily parameter adjustments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C512D-SSHM-T | Same 512 Kbit capacity and 1.8 V operation, but in SOIC-8 (8S1) package with different moisture sensitivity level (MSL3 vs MSL1) | SOIC-8 footprint requires PCB redesign; identical timing and command set enable firmware reuse | Select when legacy SOIC layout exists or thermal dissipation requirements favor wider lead spacing |
| M24512-RDW6TP/K | STMicroelectronics 512 Kbit EEPROM with 1.7–5.5 V range, 1 MHz I²C, and enhanced ESD rating (4 kV HBM) | Higher ESD tolerance suits handheld test equipment; different device address map (0x50–0x57 vs 0x50–0x57) allows coexistence on same bus | Choose for designs requiring robustness against electrostatic discharge in uncontrolled environments |
Compared with AT24C512D-SSHM-T and M24512-RDW6TP/K, the AT24C512B-TH-T offers optimized board space via TSSOP-8, guaranteed 1.8 V operation down to 1.8 V (not 1.7 V), and Atmel's proven 40-year data retention profile - making it preferred for space-constrained industrial controllers where long-term configurability is mission-critical.
Availability
AT24C512B-TH-T is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, smart energy meters, and automotive body control modules requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for AT24C512B-TH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, qualification, and manufacturing continuity for the AT24Cxx EEPROM family.
The AT24C512B belongs to Microchip's serial EEPROM product line, engineered for low-power, high-reliability nonvolatile storage in space- and energy-constrained embedded systems across industrial, medical, and automotive markets.
FAQ
What is the operating voltage range for the AT24C512B-TH-T?
The AT24C512B-TH-T operates from 1.8 V to 3.6 V, supporting low-voltage microcontrollers and battery-powered systems. This range is distinct from the 2.5 V–5.5 V variant (e.g., AT24C512B-TH25-T); using the wrong voltage version may cause functional failure or reduced reliability. Always verify the suffix (-TH-T = 1.8 V version) before design-in.
Does the AT24C512B-TH-T support I²C fast-mode (400 kHz) and fast-mode plus (1 MHz)?
Yes, the AT24C512B-TH-T supports 400 kHz at 1.8 V and up to 1 MHz at 2.5–5.5 V. Since the AT24C512B-TH-T is the 1.8 V variant, its maximum guaranteed clock frequency is 400 kHz. Attempting 1 MHz operation at 1.8 V violates AC specifications and may result in read/write errors or bus lockup.
How many AT24C512B-TH-T devices can share the same I²C bus?
Up to eight AT24C512B-TH-T devices can share a single I²C bus using the A2, A1, and A0 address pins. Each pin must be hardwired to GND or VCC to generate a unique 3-bit hardware address, yielding device addresses from 0x50 to 0x57. Floating address pins default to GND but are not recommended due to noise susceptibility.
What is the purpose of the WP pin on the AT24C512B-TH-T?
The WP (Write Protect) pin on the AT24C512B-TH-T provides hardware-level memory locking: connecting WP to VCC disables all write operations (including page and byte writes), while grounding WP enables full read/write access. This feature prevents accidental overwrites during power transitions or firmware bugs - a critical safeguard in safety-critical AT24C512B-TH-T deployments.
Is the AT24C512B-TH-T pin-compatible with other AT24C512 variants?
Yes, the AT24C512B-TH-T shares identical pinout and function mapping with all AT24C512x variants in TSSOP-8 (8A2) packaging, including AT24C512B-TH25-T and AT24C512D-TH-T. Voltage range and temperature grade differ by suffix, but PCB layout, schematic symbol, and firmware drivers remain fully interchangeable across these TSSOP-8 versions.
AT24C512B-TH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 512Kbit
- Memory Organization:
- 64K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C512B-TH-T FAQ
1.How can I place an order for AT24C512B-TH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C512B-TH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C512B-TH-T reliable?
The price and inventory of AT24C512B-TH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C512B-TH-T is usually 5 days.
3.What payment methods are accepted for AT24C512B-TH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C512B-TH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C512B-TH-T?
AT24C512B-TH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C512B-TH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C512B-TH-T?
For technical support, including AT24C512B-TH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C512B-TH-T requirements.
6.How does Aetrix verify that AT24C512B-TH-T is sourced from the original manufacturer or authorized distributors?
All AT24C512B-TH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C512B-TH-T meets industry standards.
7.What is the process for return or replacement of AT24C512B-TH-T?
All AT24C512B-TH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C512B-TH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C512B-TH-T part is unused and in its original packaging.
Return procedure for AT24C512B-TH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C512B-TH-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
