Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24C512C-XHM-B

Name: AT24C512C-XHM-B
Brand: Microchip Technology
SKU: AT24C512C-XHM-B
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24C512C-XHM-B

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: AT24C512C-XHM-B.pdf

Description:: IC EEPROM 512KBIT I2C 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,040

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24C512C-XHM-B from Microchip Technology is a 512-Kbit I²C-compatible serial EEPROM organized as 65,536 × 8 bits, operating from 1.7V to 3.6V or 2.5V to 5.5V, with industrial temperature range (–40°C to +85°C), 1 MHz Fast Mode Plus support, and hardware write protection via WP pin - used for nonvolatile configuration storage in embedded controllers and power management systems.

For engineers reviewing the AT24C512C-XHM-B datasheet, AT24C512C-XHM-B pinout, AT24C512C-XHM-B application, or AT24C512C-XHM-B equivalent, key selection factors include voltage-grade compatibility (1.7–3.6V vs. 2.5–5.5V), page-write latency (≤5 ms), endurance (1M cycles), data retention (100 years), and package-specific pin mapping for SOIC/TSSOP/UDFN variants.

Technical Context

The AT24C512C-XHM-B implements a two-wire I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs, supporting Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) clock rates depending on VCC level. It uses internal address decoding with three hardware-selectable device address pins (A0–A2) enabling up to eight devices on one bus.

Memory is organized into 512 pages of 128 bytes each, supporting partial and full page writes, random/sequential reads, and self-timed internal write cycles. Write protection is implemented via dedicated WP pin tied to VCC for full-array lockout or GND for normal operation - no software lock required.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	512 Kbit (65,536 × 8), sufficient for firmware boot parameters, calibration tables, and device identity storage
Supply voltage range	1.7V–3.6V (low-voltage grade) or 2.5V–5.5V (standard grade); dual-range operation enables drop-in use across legacy and ultra-low-power designs
Interface speed	Up to 1 MHz (Fast Mode Plus) at VCC ≥2.5V; enables faster configuration loading than standard EEPROMs in time-critical boot sequences
Write endurance	1,000,000 cycles - supports frequent runtime parameter updates in industrial logging or adaptive control systems
Data retention	100 years at 55°C - ensures long-term reliability in unattended equipment without periodic refresh
Active/standby current	Max 3 mA active, max 6 μA standby - minimizes quiescent power in battery-backed or energy-harvesting applications
Operating temperature	–40°C to +85°C industrial grade - qualified for deployment in automotive body control modules and factory automation nodes

Pinout & Package

AT24C512C-XHM-B is supplied in an 8-lead TSSOP package (XHM suffix per Microchip's packaging nomenclature). Pin functions are identical across SOIC, TSSOP, UDFN, VFBGA, and WLCSP variants per DS20006161B.

Pin/Terminal	Circuit Role	Design Meaning
A0	Device address input	Hardwired to GND/VCC to set LSB of 7-bit I²C slave address; enables multi-device bus addressing (up to 8 units)
A1	Device address input	Hardwired to GND/VCC to set middle bit of 7-bit I²C slave address; required for unique device identification on shared bus
A2	Device address input	Hardwired to GND/VCC to set MSB of 7-bit I²C slave address; completes 3-bit hardware address selection
GND	Ground reference	System ground return path; must be low-impedance connection to avoid noise coupling into SDA/SCL lines
SDA	Serial data bidirectional I/O	Open-drain line requiring external pull-up; carries command, address, and data; supports wire-OR with other I²C slaves
SCL	Serial clock input	Master-generated clock; rising edge latches input data, falling edge outputs data; must be pulled high when idle
WP	Hardware write-protect	Logic-high (VCC) disables all writes to entire memory array; prevents accidental overwrites during power transitions or firmware updates
VCC	Power supply	1.7–3.6V or 2.5–5.5V input; internal POR circuit enforces 100 µs delay after stable VCC before accepting commands

Key Features

Feature	Design Value
128-byte page write mode	Enables burst programming of up to 128 bytes per write cycle (≤5 ms), reducing total update time versus byte-by-byte writes
Schmitt-triggered, filtered inputs	Rejects fast transients and EMI on SDA/SCL lines - eliminates need for external RC filtering in noisy industrial environments
Dual voltage-grade operation	Single part supports both 1.8V microcontrollers and 3.3V/5V legacy systems without redesign or BOM split
ESD protection >4 kV	Withstands human-body-model electrostatic discharge events common during board handling and field service
Green RoHS-compliant packaging	Lead-free, halide-free construction meets global environmental compliance requirements for industrial and consumer shipments

Applications

Industrial Sensor Node	Smart Power Supply
Use Scenario: Storing calibrated sensor offsets, linearization coefficients, and last-known state in wireless temperature/humidity nodes deployed in HVAC ducts or factory floors. IC Role / Device Role / Timing Role: Nonvolatile configuration storage element interfacing directly with MCU via I²C; retains data across cold starts and brownouts. Use Value: Eliminates need for external backup capacitors or supercapacitors by guaranteeing 100-year data retention at 55°C ambient - critical for unattended deployments.	Use Scenario: Holding output voltage/current trim values, fault log history, and manufacturer calibration data in digitally controlled AC-DC and DC-DC power modules. IC Role / Device Role / Timing Role: System-level configuration memory accessed during power-on initialization and runtime reconfiguration; supports up to 1M write cycles for field calibration updates. Use Value: Enables field-serviceable power supplies with persistent, tamper-resistant settings - WP pin prevents corruption during hot-swap or firmware upgrade sequences.
Automotive Body Control Module	Medical Diagnostic Equipment
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock status in 12V vehicle body electronics operating across –40°C to +85°C. IC Role / Device Role / Timing Role: Automotive-grade EEPROM providing fail-safe storage for user preferences and system state; interfaces with CAN-connected MCU via isolated I²C bridge. Use Value: Qualified for industrial temperature range and rated for 1M endurance - withstands repeated cycling in daily-use vehicle subsystems without degradation.	Use Scenario: Archiving calibration constants, usage counters, and regulatory audit logs in portable ultrasound and patient monitor devices requiring traceable firmware integrity. IC Role / Device Role / Timing Role: Secure, write-protected nonvolatile memory storing FDA-mandated operational records and calibration metadata accessible only during maintenance mode. Use Value: Hardware WP pin provides physical write lock independent of software state - satisfies IEC 62304 requirement for immutable configuration storage in Class II medical devices.

Industrial Sensor Node

Smart Power Supply

Use Scenario: Storing calibrated sensor offsets, linearization coefficients, and last-known state in wireless temperature/humidity nodes deployed in HVAC ducts or factory floors.

IC Role / Device Role / Timing Role: Nonvolatile configuration storage element interfacing directly with MCU via I²C; retains data across cold starts and brownouts.

Use Value: Eliminates need for external backup capacitors or supercapacitors by guaranteeing 100-year data retention at 55°C ambient - critical for unattended deployments.

Use Scenario: Holding output voltage/current trim values, fault log history, and manufacturer calibration data in digitally controlled AC-DC and DC-DC power modules.

IC Role / Device Role / Timing Role: System-level configuration memory accessed during power-on initialization and runtime reconfiguration; supports up to 1M write cycles for field calibration updates.

Use Value: Enables field-serviceable power supplies with persistent, tamper-resistant settings - WP pin prevents corruption during hot-swap or firmware upgrade sequences.

Automotive Body Control Module

Medical Diagnostic Equipment

Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock status in 12V vehicle body electronics operating across –40°C to +85°C.

IC Role / Device Role / Timing Role: Automotive-grade EEPROM providing fail-safe storage for user preferences and system state; interfaces with CAN-connected MCU via isolated I²C bridge.

Use Value: Qualified for industrial temperature range and rated for 1M endurance - withstands repeated cycling in daily-use vehicle subsystems without degradation.

Use Scenario: Archiving calibration constants, usage counters, and regulatory audit logs in portable ultrasound and patient monitor devices requiring traceable firmware integrity.

IC Role / Device Role / Timing Role: Secure, write-protected nonvolatile memory storing FDA-mandated operational records and calibration metadata accessible only during maintenance mode.

Use Value: Hardware WP pin provides physical write lock independent of software state - satisfies IEC 62304 requirement for immutable configuration storage in Class II medical devices.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C512BN-SH-B	Same 512-Kbit capacity and pinout, but rated for 1.8V–5.5V operation (no separate low-voltage grade); lacks Fast Mode Plus (1 MHz) support	Preferred where single-voltage-range simplification outweighs need for 1 MHz speed; not suitable for 1.7V systems	Select AT24C512BN-SH-B only if design operates strictly ≥1.8V and does not require >400 kHz I²C throughput
M95512-DRMN6TP/K	512-Kbit SPI EEPROM (not I²C); 2.5V–5.5V supply; 20 MHz SPI clock; no WP pin - write protection handled via software status register	Used where MCU has SPI peripherals but limited I²C resources; requires different driver stack and timing analysis	Choose M95512-DRMN6TP/K only when migrating from I²C-constrained platforms to SPI-based architectures with higher bandwidth needs

Compared with AT24C512BN-SH-B, the AT24C512C-XHM-B adds 1 MHz Fast Mode Plus capability and guaranteed 1.7V operation - essential for ultra-low-power IoT nodes. Versus M95512-DRMN6TP/K, it preserves I²C bus compatibility and hardware write protection, avoiding firmware-level security dependencies.

Availability

AT24C512C-XHM-B is available at Aetrix Electronics and suitable for industrial sensor nodes, smart power supplies, automotive body control modules, and medical diagnostic equipment requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.

Supply support for AT24C512C-XHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving industrial, automotive, and communications markets with vertically integrated silicon and development tools.

The AT24C512C-XHM-B belongs to Microchip's AT24Cxx family of I²C serial EEPROMs, designed specifically for robust, low-power nonvolatile storage in space-constrained embedded systems where reliability and voltage flexibility are critical.

FAQ

What voltage ranges does the AT24C512C-XHM-B support, and how do they affect system design?

The AT24C512C-XHM-B supports two distinct voltage grades: 1.7V–3.6V (low-voltage) and 2.5V–5.5V (standard). This dual-range capability allows a single bill-of-material to serve both modern 1.8V microcontrollers and legacy 3.3V/5V systems. Designers must select the appropriate grade during schematic capture - the low-voltage grade enables operation down to 1.7V, while the standard grade ensures compatibility with 5V logic families. The AT24C512C-XHM-B automatically adapts its I²C timing (e.g., Fast Mode Plus only enabled above 2.5V) based on actual VCC.

How does the WP pin on the AT24C512C-XHM-B function, and what happens if it's left unconnected?

The WP (Write-Protect) pin on the AT24C512C-XHM-B provides hardware-level write inhibition: when tied to VCC, it blocks all write operations to the entire memory array; when grounded, normal writes are permitted. If left floating, the pin is internally pulled down to GND - enabling writes - but Microchip explicitly warns against this due to susceptibility to capacitive coupling noise. The AT24C512C-XHM-B datasheet recommends hardwiring WP to a known state (GND or VCC) using ≤10 kΩ resistors to ensure deterministic behavior during power-up and EMI events.

What is the maximum write speed and latency for the AT24C512C-XHM-B, and how does page write mode improve efficiency?

The AT24C512C-XHM-B supports I²C clock rates up to 1 MHz (Fast Mode Plus) when VCC ≥2.5V, enabling faster command transfer. Its internal write cycle completes in ≤5 ms regardless of byte or page count. Page write mode allows up to 128 bytes to be loaded into the write buffer before initiating the self-timed erase/write sequence - reducing total programming time by up to 127× compared to individual byte writes. This makes the AT24C512C-XHM-B highly efficient for updating configuration blocks or firmware metadata in production test or field service.

Can multiple AT24C512C-XHM-B devices share the same I²C bus, and how is addressing managed?

Yes, up to eight AT24C512C-XHM-B devices can coexist on a single I²C bus using hardware address pins A0, A1, and A2. These pins form the three LSBs of the 7-bit slave address (base 0xA0), allowing unique addressing from 0xA0 to 0xA7. Each AT24C512C-XHM-B must have a distinct combination of A0–A2 tied to GND or VCC - floating is discouraged. The device responds only to its configured address, enabling scalable system expansion without bus arbitration complexity. All devices retain identical electrical and timing characteristics.

What reliability metrics are specified for the AT24C512C-XHM-B, and how are they validated?

The AT24C512C-XHM-B is characterized for 1,000,000 write cycles and 100 years of data retention at 55°C - both verified through accelerated life testing and qualification per JEDEC standards. Endurance is measured using page-write stress at elevated temperature and voltage; retention is extrapolated from high-temperature bake tests with periodic read verification. These figures apply to the entire memory array under specified operating conditions (VCC, temperature, write pulse width). The AT24C512C-XHM-B also features >4 kV HBM ESD protection and industrial-grade thermal qualification (–40°C to +85°C).

AT24C512C-XHM-B Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 512Kbit

Memory Organization:: 64K x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 1.7V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

AT24C512C-XHM-B FAQ

1.How can I place an order for AT24C512C-XHM-B through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24C512C-XHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24C512C-XHM-B reliable?

The price and inventory of AT24C512C-XHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C512C-XHM-B is usually 5 days.

3.What payment methods are accepted for AT24C512C-XHM-B?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C512C-XHM-B transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24C512C-XHM-B?

AT24C512C-XHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24C512C-XHM-B order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24C512C-XHM-B?

For technical support, including AT24C512C-XHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C512C-XHM-B requirements.

6.How does Aetrix verify that AT24C512C-XHM-B is sourced from the original manufacturer or authorized distributors?

All AT24C512C-XHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C512C-XHM-B meets industry standards.

7.What is the process for return or replacement of AT24C512C-XHM-B?

All AT24C512C-XHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C512C-XHM-B, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24C512C-XHM-B part is unused and in its original packaging.

Return procedure for AT24C512C-XHM-B:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…