Microchip Technology AT24C64-10PI-1.8
- Part No.:
- AT24C64-10PI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C64-10PI-1.8.pdf
- Description:
- IC EEPROM 64KBIT I2C 400KHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,407
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64-10PI-1.8 from Microchip Technology (formerly Atmel) is a 64 Kbit (8192 × 8) I²C-compatible serial EEPROM optimized for low-voltage embedded systems. It operates from 1.8 V to 5.5 V, supports 100 kHz clock rate at 1.8 V, features hardware write protection via WP pin, and delivers 1 million write cycles with 100-year data retention. It is commonly used in industrial sensor calibration storage and power-management configuration memory.
For engineers reviewing the AT24C64-10PI-1.8 datasheet, AT24C64-10PI-1.8 pinout, AT24C64-10PI-1.8 application, or AT24C64-10PI-1.8 equivalent, key selection considerations include its 1.8 V minimum supply, 32-byte page write capability, Schmitt-triggered SDA/SCL inputs for noise immunity, and PDIP-8 packaging suitable for prototyping and legacy board designs.
Technical Context
The AT24C64-10PI-1.8 implements a standard two-wire I²C interface with bidirectional open-drain SDA and edge-triggered SCL, supporting device addressing via A0–A2 pins to enable up to eight devices on one bus. Its internal architecture organizes memory as 256 pages of 32 bytes each, enabling partial-page writes without erasing adjacent data.
It uses a proprietary internal bias circuit on A0–A2 to default to logic low when unconnected, and integrates a low-VCC detector to prevent data corruption during brown-out conditions. The WP pin provides hardware-level protection for the upper quadrant (16 Kbits) of memory when driven high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8 bits), organized as 256 pages × 32 bytes - enables efficient firmware parameter storage with page-level granularity. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V systems. |
| I²C Clock Rate | 100 kHz at 1.8 V - ensures reliable timing margin in low-power, noise-sensitive applications like battery-powered IoT nodes. |
| Write Cycle Time | Max 10 ms - defines worst-case delay before next command; impacts real-time system responsiveness during nonvolatile updates. |
| Endurance | 1 million write cycles - guarantees long-term reliability in field-updatable systems such as energy metering or industrial controllers. |
| Data Retention | 100 years at +25°C - ensures configuration integrity over full product lifecycle without refresh mechanisms. |
| Standby Current | 0.1 µA at 1.8 V - minimizes quiescent power draw in always-on edge devices with infrequent EEPROM access. |
Pinout & Package
AT24C64-10PI-1.8 is supplied in an 8-pin JEDEC-standard Plastic Dual Inline Package (PDIP), 0.300" wide body (package code 8P3), suitable for through-hole prototyping and industrial control boards requiring mechanical robustness and thermal cycling resilience.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Device Address Inputs | Hardwired or left floating to configure one of eight unique I²C addresses; internally pulled low if unconnected - enables multi-device bus topology without external pull-ups. |
| SDA | Serial Data I/O | Bidirectional open-drain line - requires external pull-up resistor; supports wire-OR with other I²C peripherals on shared bus. |
| SCL | Serial Clock Input | Positive-edge clock input for data-in; negative-edge sampling for data-out - defines strict timing requirements per I²C specification. |
| WP | Write Protect Control | Active-high hardware lock for upper 16 Kbits - prevents accidental overwrites of critical calibration or security data during firmware updates. |
| VCC | Power Supply | 1.8 V to 5.5 V input - powers internal logic and memory array; decoupling capacitor required near pin for noise suppression. |
| GND | Ground Reference | Return path for all internal circuits - must be connected to system ground plane with low-impedance trace to minimize voltage offset during write operations. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-triggered SDA/SCL inputs | Enables reliable operation in electrically noisy environments (e.g., motor drives, industrial PLCs) by rejecting sub-threshold noise spikes without external filtering. |
| 32-byte page write mode | Reduces write latency versus byte-by-byte programming - allows burst storage of sensor logs or configuration blocks while preserving page boundary alignment. |
| Hardware write protection (WP) | Prevents unintended modification of critical upper-quadrant memory (16 Kbits) without software intervention - essential for secure boot parameters or factory calibration data. |
| 100-year data retention | Eliminates need for periodic refresh or backup power - validated for use in infrastructure equipment where maintenance access is limited or costly. |
| Low 0.1 µA standby current at 1.8 V | Extends battery life in energy-harvesting or coin-cell-powered devices - measurable impact on multi-year deployment scenarios. |
Applications
| Industrial Sensor Calibration | Smart Meter Configuration Storage |
|---|---|
Use Scenario: Storing temperature, pressure, or humidity sensor offset/gain coefficients after factory calibration and field recalibration. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during power-up and calibration routines via I²C; no timing-critical reads during measurement cycles. Use Value: Enables plug-and-play sensor replacement with retained accuracy; eliminates manual reprogramming and supports automated calibration workflows. |
Use Scenario: Holding tariff tables, billing history, and communication module settings in electricity/water/gas meters operating for >10 years without service. IC Role / Device Role / Timing Role: Persistent configuration store updated infrequently (<10×/day) but requiring guaranteed write completion and long-term bit integrity. Use Value: Meets ANSI C12.22 and DLMS/COSEM compliance requirements for secure, tamper-resistant data retention across utility meter lifecycles. |
| Embedded Power Management Unit | Legacy Industrial Controller Firmware Patch Storage |
Use Scenario: Saving runtime-configurable thresholds (e.g., overvoltage trip points, fan speed curves) in DC-DC controller modules. IC Role / Device Role / Timing Role: Low-power I²C slave storing user-defined operating parameters; accessed only during setup or fault recovery. Use Value: Allows field customization without firmware reflash; 1.8 V operation enables direct interface with ultra-low-power PMICs. |
Use Scenario: Hosting minor firmware patches or configuration overrides for aging PLCs where full firmware upgrade is impractical. IC Role / Device Role / Timing Role: Read-only patch repository mapped into microcontroller address space via GPIO-banged I²C; accessed once per boot. Use Value: Extends service life of installed base hardware by enabling targeted bug fixes without board replacement or downtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip AT24C64D-SSHM-T | Same 64 Kbit capacity and 1.8 V–5.5 V range, but in 8-pin SOIC (8S1); rated for -40°C to +85°C; supports 400 kHz at 5 V only. | SOIC package offers smaller footprint and surface-mount compatibility; lacks PDIP's mechanical robustness and hand-soldering ease. | Select when board space is constrained and reflow assembly is used; verify SCL timing margins at 1.8 V (100 kHz only). |
| ON Semiconductor CAT24C64WI-GT3 | 64 Kbit I²C EEPROM with identical 1.8 V–5.5 V range and 100 kHz @ 1.8 V; TSSOP-8 package (8A2); includes enhanced ESD protection (4 kV HBM). | TSSOP-8 enables higher-density layouts; improved ESD rating benefits harsh industrial environments with frequent handling. | Choose for new designs targeting automated assembly and higher ESD immunity; confirm WP pin behavior matches AT24C64-10PI-1.8 (active-high upper-quadrant lock). |
Compared with AT24C64-10PI-1.8, the AT24C64D-SSHM-T trades PDIP mechanical accessibility for SOIC space savings, while the CAT24C64WI-GT3 adds ESD robustness in TSSOP but requires layout adaptation - all three share identical memory organization and 1.8 V I²C timing, making them functionally aligned for calibration and configuration storage.
Availability
AT24C64-10PI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter configuration storage, and embedded power management unit design requiring stable component supply, long-lifecycle support, and through-hole assembly compatibility.
Supply support for AT24C64-10PI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with a focus on reliability, longevity, and industrial-grade performance.
The AT24C64 series belongs to Microchip's legacy serial EEPROM product line, designed specifically for cost-sensitive, low-power embedded systems requiring trusted, long-retention configuration storage in extended temperature environments.
FAQ
What is the maximum clock frequency supported by AT24C64-10PI-1.8 at 1.8 V?
The AT24C64-10PI-1.8 supports a maximum I²C clock frequency of 100 kHz when operating at 1.8 V. This is explicitly specified in the AC Characteristics table under "1.8-volt" column for fSCL. At higher supply voltages (e.g., 5.0 V), it supports up to 400 kHz, but that rating does not apply to the 1.8 V operation mode of AT24C64-10PI-1.8.
Does AT24C64-10PI-1.8 support page write operations, and what is the page size?
Yes, AT24C64-10PI-1.8 supports 32-byte page write operations. The memory is internally organized as 256 pages of 32 bytes each, and partial page writes are permitted. This allows efficient sequential writes within a page boundary without requiring full-page erasure, reducing total write time compared to byte-by-byte programming.
How does the Write Protect (WP) pin function on AT24C64-10PI-1.8?
On AT24C64-10PI-1.8, the WP pin is active-high: when tied to VCC, it inhibits write operations to the upper quadrant (16 Kbits) of memory; when tied to GND or left unconnected (internally pulled down), full memory access is enabled. This hardware-level protection prevents accidental overwrites of critical calibration or security data without software involvement.
What is the endurance and data retention specification for AT24C64-10PI-1.8?
AT24C64-10PI-1.8 is rated for 1 million write cycles and 100 years of data retention at +25°C. These values are characterized and documented in the Absolute Maximum Ratings and DC Characteristics sections of the official datasheet (Rev. 0336K–SEEPR–7/03), and apply across its full operating voltage and temperature range.
Which package type is used for AT24C64-10PI-1.8, and what are its key mechanical features?
AT24C64-10PI-1.8 uses an 8-lead, 0.300" wide Plastic Dual Inline Package (PDIP), designated as package code 8P3. It features through-hole mounting, 0.100" lead pitch, and JEDEC MS-001 compliant dimensions - making it ideal for breadboarding, legacy board upgrades, and applications requiring mechanical durability and thermal cycling resilience.
AT24C64-10PI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C64-10PI-1.8 FAQ
1.How can I place an order for AT24C64-10PI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64-10PI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64-10PI-1.8 reliable?
The price and inventory of AT24C64-10PI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64-10PI-1.8 is usually 5 days.
3.What payment methods are accepted for AT24C64-10PI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64-10PI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64-10PI-1.8?
AT24C64-10PI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64-10PI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64-10PI-1.8?
For technical support, including AT24C64-10PI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64-10PI-1.8 requirements.
6.How does Aetrix verify that AT24C64-10PI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT24C64-10PI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64-10PI-1.8 meets industry standards.
7.What is the process for return or replacement of AT24C64-10PI-1.8?
All AT24C64-10PI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64-10PI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64-10PI-1.8 part is unused and in its original packaging.
Return procedure for AT24C64-10PI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64-10PI-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

