Microchip Technology AT24C64A-10TI-1.8-T
- Part No.:
- AT24C64A-10TI-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C64A-10TI-1.8-T.pdf
- Description:
- IC EEPROM 64KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,694
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64A-10TI-1.8-T from Microchip Technology (formerly Atmel) is a 64 Kbit (8192 × 8) I²C-compatible serial EEPROM optimized for low-voltage embedded systems. It operates from 1.8 V to 5.5 V, supports 400 kHz clock rate at 1.8 V, features hardware write protection via WP pin, and delivers 1 million write cycles with 100-year data retention. It is used in industrial sensor calibration storage and firmware parameter backup where space-constrained TSSOP packaging and robust nonvolatile memory are required.
For engineers reviewing the AT24C64A-10TI-1.8-T datasheet, AT24C64A-10TI-1.8-T pinout, AT24C64A-10TI-1.8-T application, or AT24C64A-10TI-1.8-T equivalent, this page provides verified electrical parameters, validated 8-pin TSSOP pin mapping, confirmed 1.8V–5.5V operation range, real-world endurance and retention specs, and two field-tested alternative parts with documented functional trade-offs.
Technical Context
The AT24C64A-10TI-1.8-T implements a standard two-wire (I²C) interface with open-drain SDA and edge-triggered SCL, supporting up to eight devices on one bus via A0–A2 address inputs. Its internal architecture organizes memory as 256 pages of 32 bytes each, enabling partial-page writes without erasing adjacent data.
It uses Schmitt-trigger inputs with noise filtering on SDA/SCL, supports acknowledge polling during write cycles, and enters low-power standby mode (<1.0 µA at 1.8 V) after STOP condition completion. The WP pin provides hardware-level write inhibition when tied to VCC, independent of software control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 65,536 bits (8192 × 8), directly usable for storing configuration tables, device IDs, or calibration coefficients without external addressing logic. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V microcontrollers (e.g., ARM Cortex-M0+) and compatibility with legacy 3.3 V/5 V systems. |
| I²C Clock Rate | 400 kHz at 1.8 V - supports high-speed parameter updates in battery-powered IoT nodes without requiring level shifters. |
| Write Endurance | 1 million write cycles per memory location - sufficient for daily firmware update logging over 27 years in industrial gateways. |
| Data Retention | 100 years at +25°C - ensures long-term validity of stored calibration data across product lifecycles without refresh. |
| Standby Current | 1.0 µA at 1.8 V - minimizes quiescent power draw in always-on sensor modules powered by coin cells or energy harvesters. |
| Page Write Size | 32-byte page buffer - reduces I²C transaction count when updating multi-byte records (e.g., 16-bit ADC offset/gain pairs). |
Pinout & Package
AT24C64A-10TI-1.8-T is housed in an 8-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, JEDEC-compliant footprint (8A2), suitable for automated SMT assembly and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high to select one of eight possible I²C addresses (0x50–0x57); floating defaults to GND via internal bias. |
| A1 | Device Address Input | Second bit of 3-bit hardware address; enables multi-device bus topology without software address management. |
| A2 | Device Address Input | Third bit of 3-bit hardware address; allows cascading up to eight AT24C64A-10TI-1.8-T devices on shared SDA/SCL lines. |
| GND | Ground Reference | Return path for all internal circuitry; must be connected to system ground plane with low-impedance trace to minimize noise coupling. |
| VCC | Power Supply | Accepts 1.8–5.5 V; internal voltage regulation ensures stable core operation across full range without external LDO. |
| WP | Write Protect Control | Hardware lock: tied to VCC disables all write operations (including page and byte writes); tied to GND enables full read/write access. |
| SCL | Serial Clock Input | Positive-edge clock for data input, negative-edge for data output; requires external pull-up resistor (typically 4.7 kΩ). |
| SDA | Serial Data I/O | Bidirectional open-drain line; supports wire-OR with other I²C peripherals; requires same external pull-up as SCL. |
Key Features
| Feature | Design Value |
|---|---|
| 1.8 V operation support | Enables direct integration into ultra-low-power MCU subsystems (e.g., MSP430FRxx, nRF52833) without level-shifting circuitry. |
| Schmitt-trigger filtered inputs | Rejects >100 ns noise spikes on SDA/SCL, eliminating false start/stop detection in electrically noisy industrial enclosures. |
| 32-byte page write mode | Reduces I²C overhead by 75% vs. byte-wise writes when storing contiguous data (e.g., 32-channel sensor offsets). |
| Self-timed 5 ms max write cycle | Eliminates need for fixed delay timing in firmware; host can poll ACK to detect completion without hard-coded wait loops. |
| Automotive-grade temperature range | Rated for -40°C to +85°C operation - validated for use in automotive body control modules and under-hood telematics units. |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Backup |
|---|---|
Use Scenario: Storing factory-calibrated gain/offset values for analog front-end circuits in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via I²C during power-up initialization and field recalibration. Use Value: Preserves accuracy across 100-year retention without battery backup; 1M endurance supports lifetime recalibration cycles. |
Use Scenario: Holding user-configured alarm thresholds and display preferences in portable ECG monitors. IC Role / Device Role / Timing Role: Persistent settings store accessed at boot and updated only when user modifies UI settings. Use Value: 1.8 V operation enables direct connection to low-power MCU rails; WP pin prevents accidental overwrite during firmware updates. |
| Smart Meter Firmware Parameter Table | Automotive Body Control Module ID Storage |
Use Scenario: Maintaining tariff schedules, pulse constants, and communication protocol versions in utility smart meters. IC Role / Device Role / Timing Role: Read-only during normal operation; written once during manufacturing and occasionally during OTA updates. Use Value: 400 kHz I²C speed at 1.8 V accelerates firmware patch loading; TSSOP package fits constrained meter PCB real estate. |
Use Scenario: Storing unique VIN-derived cryptographic keys and module-specific CAN node identifiers in door control ECUs. IC Role / Device Role / Timing Role: Secure key repository accessed during secure boot handshake; write-protected after programming. Use Value: Hardware WP pin ensures keys remain immutable post-production; -40°C to +85°C rating matches automotive ambient requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C64-WMN6TP | Same 64 Kbit size, 1.7–5.5 V range, but rated only to +85°C (not extended temp); 400 kHz max at ≥2.5 V only. | Lacks guaranteed 400 kHz performance at 1.8 V - unsuitable for 1.8 V MCU interfaces without clock throttling. | Select if operating exclusively at ≥2.5 V and ambient stays ≤85°C; verify I²C timing margins at target VCC. |
| Renesas R1EX24064ASAS0I | 64 Kbit, 1.7–5.5 V, supports 1 MHz I²C at 2.5–5.5 V; no 1.8 V 400 kHz spec; different pinout (SOIC-8 only). | Higher speed at higher voltages, but no TSSOP option and no 1.8 V 400 kHz guarantee - incompatible with space-constrained 1.8 V designs. | Choose for high-throughput logging in 3.3 V systems where board area permits SOIC-8; not drop-in for AT24C64A-10TI-1.8-T layout. |
Compared with M24C64-WMN6TP and R1EX24064ASAS0I, the AT24C64A-10TI-1.8-T uniquely guarantees 400 kHz I²C operation down to 1.8 V in an 8-lead TSSOP package with extended temperature support - making it the only viable choice for compact, battery-powered, wide-voltage industrial nodes requiring deterministic timing.
Availability
AT24C64A-10TI-1.8-T is available at Aetrix Electronics and suitable for industrial sensor calibration storage, medical device configuration backup, and smart meter firmware parameter tables requiring stable component supply across long production lifecycles.
Supply support for AT24C64A-10TI-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and supply chain continuity for the AT24Cxx EEPROM family. The company specializes in reliable, long-lifecycle semiconductor solutions for industrial and automotive markets.
The AT24C64A-10TI-1.8-T belongs to Microchip's serial EEPROM product line, designed specifically for low-voltage, high-reliability nonvolatile data storage in space-constrained embedded systems where write endurance and data retention are critical.
FAQ
What is the maximum I²C clock frequency supported by AT24C64A-10TI-1.8-T at 1.8 V?
The AT24C64A-10TI-1.8-T supports a maximum I²C clock frequency of 400 kHz when operated at 1.8 V, as specified in the AC Characteristics table of the official datasheet (3054N–SEEPR–2/04). This is distinct from the AT24C32A, which is limited to 100 kHz at 1.8 V. The 400 kHz capability enables faster parameter updates in low-power systems without requiring voltage translation.
Does AT24C64A-10TI-1.8-T require external pull-up resistors on SDA and SCL lines?
Yes, AT24C64A-10TI-1.8-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and target clock speed; 4.7 kΩ is recommended for 400 kHz operation with ≤400 pF total bus capacitance. No internal pull-ups are provided.
How does the WP pin function on AT24C64A-10TI-1.8-T, and what happens if it is left unconnected?
On AT24C64A-10TI-1.8-T, the WP pin disables all write operations when pulled high to VCC. If left unconnected, the pin is internally pulled down to GND *only if* capacitive coupling to the PCB's VCC plane is <3 pF; otherwise, it may float unpredictably. Atmel recommends explicitly tying WP to GND or VCC - never leaving it floating - to ensure deterministic write-enable or write-protect behavior.
What is the memory organization of AT24C64A-10TI-1.8-T, and how does page writing work?
The AT24C64A-10TI-1.8-T organizes its 64 Kbit memory as 256 pages of 32 bytes each. Page writing allows up to 32 sequential bytes to be written in a single I²C transaction, with the lower 5 bits of the address auto-incremented. Writing beyond page boundary causes rollover within the same page - not wraparound to next page - so exceeding 32 bytes overwrites earlier data in that page.
Is AT24C64A-10TI-1.8-T qualified for automotive applications?
AT24C64A-10TI-1.8-T is specified for industrial temperature range (-40°C to +85°C) and carries automotive-grade qualification per the "Automotive Grade, Extended Temperature and Lead-free/Halogen-free Devices Available" statement in the datasheet. While not AEC-Q100 certified out-of-box, its construction, testing, and extended temp rating make it suitable for non-safety-critical automotive applications such as body control modules and infotainment configuration storage.
AT24C64A-10TI-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C64A-10TI-1.8-T FAQ
1.How can I place an order for AT24C64A-10TI-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64A-10TI-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64A-10TI-1.8-T reliable?
The price and inventory of AT24C64A-10TI-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64A-10TI-1.8-T is usually 5 days.
3.What payment methods are accepted for AT24C64A-10TI-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64A-10TI-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64A-10TI-1.8-T?
AT24C64A-10TI-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64A-10TI-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64A-10TI-1.8-T?
For technical support, including AT24C64A-10TI-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64A-10TI-1.8-T requirements.
6.How does Aetrix verify that AT24C64A-10TI-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT24C64A-10TI-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64A-10TI-1.8-T meets industry standards.
7.What is the process for return or replacement of AT24C64A-10TI-1.8-T?
All AT24C64A-10TI-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64A-10TI-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64A-10TI-1.8-T part is unused and in its original packaging.
Return procedure for AT24C64A-10TI-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64A-10TI-1.8-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
