Microchip Technology AT24C64A-10TU-1.8-T
- Part No.:
- AT24C64A-10TU-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C64A-10TU-1.8-T.pdf
- Description:
- IC EEPROM 64KBIT I2C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,204
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64A-10TU-1.8-T from Microchip Technology (formerly Atmel) is a 64 Kbit I²C-compatible serial EEPROM with 8192 × 8-bit organization, 1.8V to 5.5V supply range, 400 kHz clock frequency, hardware write protection via WP pin, and TSSOP-8 package. It enables nonvolatile data storage in space-constrained industrial control modules requiring low-voltage operation and high endurance.
For engineers reviewing the AT24C64A-10TU-1.8-T datasheet, AT24C64A-10TU-1.8-T pinout, AT24C64A-10TU-1.8-T application, or AT24C64A-10TU-1.8-T equivalent, key selection criteria include 1.8V minimum operating voltage, 32-byte page write capability, 1 million write cycles endurance, 100-year data retention, and TSSOP-8 footprint compatibility with board-level noise immunity requirements.
Technical Context
The AT24C64A-10TU-1.8-T implements a two-wire I²C interface with Schmitt-triggered, filtered SDA/SCL inputs for robust noise suppression in electrically noisy environments. It supports cascading up to eight devices on a single bus using A0–A2 address pins and uses open-drain bidirectional SDA with external pull-up.
Internal architecture includes 256 pages of 32 bytes each, enabling partial-page writes and automatic address incrementing within a page boundary. Write operations are self-timed (≤5 ms), and standby current is 1.0 µA at 1.8V, supporting ultra-low-power battery-backed systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8-bit), sufficient for firmware parameter tables or calibration data in embedded controllers |
| Supply Voltage Range | 1.8V to 5.5V - enables direct interfacing with 1.8V, 2.5V, 2.7V, and 5V logic domains without level shifters |
| I²C Clock Frequency | Up to 400 kHz - compatible with standard-mode I²C controllers in microcontrollers and SoCs |
| Page Write Capacity | 32-byte page writes - reduces transaction overhead vs. byte writes; partial-page writes supported |
| Endurance | 1 million write cycles - supports frequent logging or configuration updates over product lifetime |
| Data Retention | 100 years at +25°C - ensures long-term reliability for unpowered archival storage |
| Standby Current | 1.0 µA at VCC = 1.8V - minimizes quiescent power in always-on sensor nodes or energy-harvesting systems |
Pinout & Package
AT24C64A-10TU-1.8-T is housed in an 8-lead TSSOP package (JEDEC MO-153, 4.4 mm body width), RoHS-compliant and halogen-free, with 0.65 mm lead pitch and exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down); selects one of eight possible I²C addresses on shared bus |
| A1 | Device Address Input | Same function as A0; combined with A0/A2, enables multi-device addressing without software reconfiguration |
| A2 | Device Address Input | Third address bit; all three bits define unique 3-bit slave address prefix in I²C 7-bit addressing scheme |
| GND | Ground Reference | Return path for VCC and signal currents; must be low-impedance connection to minimize noise coupling |
| VCC | Power Supply | 1.8V–5.5V input; decoupling capacitor (0.1 µF ceramic) required within 1 cm for stable I²C timing |
| WP | Hardware Write Protect | Active-high pin: tied to VCC to disable all writes; tied to GND for normal operation; floating defaults to GND |
| SCL | Serial Clock Input | Positive-edge sampled clock; requires external pull-up; max 400 kHz; Schmitt trigger enables noise immunity |
| SDA | Serial Data I/O | Bidirectional open-drain line; shared across multiple I²C devices; requires external pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| Low-Voltage Operation | Functional down to 1.8V supply - eliminates need for voltage translators when interfacing with 1.8V MCUs |
| Noise-Suppressed Inputs | Schmitt-trigger + filtering on SDA/SCL - rejects >50 ns glitches, improving reliability in motor-drive or switching-power environments | Hardware Write Protection | WP pin disables all memory writes when asserted - prevents accidental corruption during firmware updates or brown-out events |
| Page Write Mode | 32-byte burst writes reduce I²C transaction count by up to 32× vs. byte writes - accelerates bulk data programming |
| High Endurance & Retention | 1M write cycles / 100-year retention - validated for industrial applications where field reprogramming occurs infrequently but must be reliable |
Applications
| Industrial Sensor Calibration | Smart Meter Parameter Storage |
|---|---|
Use Scenario: Storing temperature/pressure offset coefficients and linearization tables in factory-calibrated sensors deployed in HVAC or process control systems. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed at power-up by MCU to initialize ADC gain/offset registers and compensate analog front-end drift. Use Value: Enables field-replaceable sensor modules with unique calibration data retained across 10+ years of operation without backup battery. | Use Scenario: Holding tariff schedules, billing history, and utility communication keys in residential electricity meters operating on 1.8V RTC domains. IC Role / Device Role / Timing Role: Secure, low-power EEPROM interfaced to metrology SoC via I²C; WP pin tied to secure controller to prevent tampering during active billing cycles. Use Value: Guarantees integrity of revenue-critical data under intermittent power loss and EMI exposure in metering enclosures. |
| Medical Device Configuration | Automotive Body Control Module |
Use Scenario: Saving user preferences (e.g., display brightness, alarm thresholds) and device usage logs in portable diagnostic equipment with USB-C power delivery. IC Role / Device Role / Timing Role: I²C slave memory mapped into MCU's peripheral address space; accessed only during boot or menu navigation to minimize bus contention. Use Value: Meets IEC 60601-1 leakage current limits via 1.0 µA standby draw, extending battery life between clinical recalibrations. | Use Scenario: Storing seat position memory, mirror fold/unfold settings, and door lock configurations in 12V automotive BCMs with 1.8V domain partitioning. IC Role / Device Role / Timing Role: Cascaded I²C EEPROM sharing bus with CAN transceivers and LIN slaves; A0–A2 pins hardwired to support multi-node topology. Use Value: Survives automotive load-dump transients (−1.0V to +7.0V absolute max rating) and operates across −40°C to +85°C ambient range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T | Successor device with enhanced ESD rating (4 kV HBM), same 64Kbit density and TSSOP-8 package, but rated for 1.7V–5.5V operation | Preferred for new designs targeting AEC-Q200 stress testing or high-ESD industrial zones | Select AT24C64D-SSHM-T if system-level ESD immunity >2 kV is required; otherwise AT24C64A-10TU-1.8-T remains valid for legacy qualification |
| M24C64-WMN6TP | STMicroelectronics 64Kbit I²C EEPROM in TSSOP-8; supports 1.8V–5.5V, 400 kHz, but specifies 3 ms max write cycle vs. 5 ms | Offers tighter tWR spec and extended −40°C to +125°C temp grade option (not available in AT24C64A) | Choose M24C64-WMN6TP for extended temperature applications or where sub-5ms write latency is critical in real-time logging |
Compared with AT24C64D-SSHM-T and M24C64-WMN6TP, the AT24C64A-10TU-1.8-T provides proven industrial reliability at lower cost but lacks the newer device's ESD enhancements and extended temperature variants - making it optimal for cost-sensitive, volume-manufactured industrial controls with standard temp requirements.
Availability
AT24C64A-10TU-1.8-T is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter parameter storage, medical device configuration, and automotive body control module applications requiring stable component supply and long-term obsolescence management.
Supply support for AT24C64A-10TU-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT24Cxx EEPROM family, delivering high-reliability nonvolatile memory solutions for industrial, automotive, and consumer markets.
The AT24C64A belongs to Microchip's serial EEPROM product line, designed specifically for low-voltage, low-power I²C-based data logging and configuration storage in resource-constrained embedded systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C64A-10TU-1.8-T?
The AT24C64A-10TU-1.8-T supports a maximum I²C clock frequency of 400 kHz across its full 1.8V to 5.5V supply range. This is verified per AC Characteristics Table 4 in the datasheet, with tLOW ≥1.2 µs and tHIGH ≥0.6 µs at all supported voltages. The device does not support fast-mode (1 MHz) or high-speed mode I²C protocols.
Does the AT24C64A-10TU-1.8-T require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C64A-10TU-1.8-T requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and speed; 4.7 kΩ is commonly used for 400 kHz operation with ≤400 pF total bus capacitance.
How many AT24C64A-10TU-1.8-T devices can share the same I²C bus?
Up to eight AT24C64A-10TU-1.8-T devices can share a single I²C bus using the A0, A1, and A2 address pins. Each pin can be hardwired high or low to configure a unique 3-bit device address, yielding 2³ = 8 possible addresses. Floating address pins default to logic low via internal biasing.
What is the write protection behavior of the WP pin on the AT24C64A-10TU-1.8-T?
When the WP pin on the AT24C64A-10TU-1.8-T is driven high to VCC, all write operations (byte and page) to the memory array are inhibited. When WP is at GND or floating (internally pulled down), normal write functionality is enabled. WP state is sampled at the start of each write sequence and latched internally.
Is the AT24C64A-10TU-1.8-T qualified for automotive applications?
No, the AT24C64A-10TU-1.8-T is specified for industrial temperature range (−40°C to +85°C) and is not AEC-Q200 qualified. While it meets the ambient temperature requirement, Microchip explicitly states in the datasheet disclaimer that "Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life," including automotive safety-critical systems.
AT24C64A-10TU-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C64A-10TU-1.8-T FAQ
1.How can I place an order for AT24C64A-10TU-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64A-10TU-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64A-10TU-1.8-T reliable?
The price and inventory of AT24C64A-10TU-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64A-10TU-1.8-T is usually 5 days.
3.What payment methods are accepted for AT24C64A-10TU-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64A-10TU-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64A-10TU-1.8-T?
AT24C64A-10TU-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64A-10TU-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64A-10TU-1.8-T?
For technical support, including AT24C64A-10TU-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64A-10TU-1.8-T requirements.
6.How does Aetrix verify that AT24C64A-10TU-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT24C64A-10TU-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64A-10TU-1.8-T meets industry standards.
7.What is the process for return or replacement of AT24C64A-10TU-1.8-T?
All AT24C64A-10TU-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64A-10TU-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64A-10TU-1.8-T part is unused and in its original packaging.
Return procedure for AT24C64A-10TU-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64A-10TU-1.8-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
