Microchip Technology AT24C64AN-10SU-2.7
- Part No.:
- AT24C64AN-10SU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C64AN-10SU-2.7.pdf
- Description:
- IC EEPROM 64KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,067
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64AN-10SU-2.7 from Microchip Technology (formerly Atmel) is a 64 Kbit (8192 × 8) two-wire serial EEPROM optimized for low-voltage industrial applications. It operates from 2.7V to 5.5V, supports 400 kHz I²C bus speed, features hardware write protection via the WP pin, and delivers 1 million write cycles with 100-year data retention. It is commonly used in embedded systems for configuration storage, calibration data logging, and firmware parameter backup.
For engineers reviewing the AT24C64AN-10SU-2.7 datasheet, AT24C64AN-10SU-2.7 pinout, AT24C64AN-10SU-2.7 application, or AT24C64AN-10SU-2.7 equivalent, key selection considerations include its SOIC-8 package, 2.7V–5.5V supply range, 32-byte page write capability, Schmitt-trigger inputs for noise immunity, and compatibility with standard I²C controllers in microcontroller-based designs.
Technical Context
The AT24C64AN-10SU-2.7 implements a standard two-wire (I²C-compatible) serial interface with open-drain SDA and active-high SCL, supporting up to eight devices on a shared bus via A0–A2 address pins. Its internal architecture organizes memory as 256 pages of 32 bytes each, enabling both byte and page write modes with self-timed 5 ms max write cycles.
It uses internal pull-down biasing on floating A0–A2 and WP pins when board coupling is below 3 pF, and includes Schmitt-triggered, filtered inputs for robust operation in electrically noisy environments. The device enters low-power standby mode (<2 µA at 2.7V) after STOP condition receipt and supports acknowledge polling for write-cycle completion detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8 bits), organized as 256 pages × 32 bytes - enables efficient block-level updates without full-memory erase. |
| Supply Voltage | 2.7V to 5.5V - compatible with 3.3V and 5V logic systems, eliminating need for level shifters in most host interfaces. |
| I²C Speed | 400 kHz maximum - supports high-throughput configuration writes while maintaining timing margins per standard I²C specification. |
| Write Endurance | 1 million write cycles - ensures long-term reliability in field-updatable systems such as industrial sensors and power supplies. |
| Data Retention | 100 years at +25°C - guarantees nonvolatile storage integrity across product lifecycles without refresh. |
| Standby Current | 2.0 µA at VCC = 2.7V - minimizes quiescent power in battery-backed or energy-sensitive applications like smart meters. |
| Page Write Size | 32-byte page buffer - reduces transaction overhead versus byte writes, improving write efficiency by up to 32× per page. |
Pinout & Package
AT24C64AN-10SU-2.7 is supplied in an 8-lead JEDEC SOIC (8S1) package: 0.150" wide body, gull-wing leads, RoHS-compliant lead finish. Dimensions: 4.80–5.00 mm width × 3.81–3.99 mm depth × ≤1.75 mm height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Device Address Inputs | Hardwired or left unconnected to select one of eight possible I²C addresses (0x50–0x57); internally pulled down if floating and board coupling <3 pF. |
| SDA | Serial Data I/O | Bidirectional open-drain line requiring external pull-up; supports wire-OR with other I²C devices on same bus. |
| SCL | Serial Clock Input | Positive-edge clock input for data-in; negative-edge sampling for data-out - defines I²C timing compliance. |
| WP | Hardware Write Protect | Active-high signal: tied to VCC to lock entire memory against accidental writes; internally pulled down if floating and coupling <3 pF. |
| GND | Ground Reference | Primary return path for all internal circuitry and I/O signals; must be low-impedance for noise immunity. |
| VCC | Power Supply | Single 2.7–5.5V supply powering EEPROM core and interface logic; no separate VIO required. |
Key Features
| Feature | Design Value |
|---|---|
| Two-wire Serial Interface | Fully compliant with I²C protocol including START/STOP, ACK/NACK, and 7-bit addressing - simplifies integration with ARM, PIC, and ESP32 hosts. |
| Schmitt Trigger Inputs | On SDA and SCL pins - rejects fast transients and improves noise margin in industrial control cabinets or automotive ECUs. |
| 32-byte Page Write Mode | Allows burst programming of up to 32 bytes per transaction - cuts firmware update time vs. sequential byte writes. |
| Self-timed Write Cycle | Max 5 ms internal clear/write duration - eliminates need for host-side timing delays; supports ACK polling for precise completion detection. |
| Hardware Write Protection | WP pin disables all write operations when driven high - prevents corruption during power brownouts or software faults. |
Applications
| Industrial Sensor Calibration | Consumer Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients and temperature compensation tables in pressure or humidity sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed at boot via I²C; retains values across power cycles and field recalibration events. Use Value: Enables plug-and-play sensor replacement without manual reprogramming; supports 100-year data retention for multi-decade deployments. | Use Scenario: Saving user preferences (volume, display brightness, language) and network credentials in smart speakers and IoT hubs. IC Role / Device Role / Timing Role: Low-power configuration memory written infrequently but read at every power-on reset; accessed via standard MCU I²C peripheral. Use Value: Reduces BOM cost vs. flash-based alternatives; 2.0 µA standby current extends battery life in portable or USB-powered devices. |
| Power Supply Firmware Parameters | Medical Device Settings Backup |
Use Scenario: Holding output voltage/current limits, overtemperature thresholds, and soft-start profiles in programmable DC-DC modules. IC Role / Device Role / Timing Role: Critical safety-critical settings storage updated only during maintenance; write-protected via WP pin during normal operation. Use Value: Prevents unauthorized or accidental modification of operating parameters; withstands 1M write cycles for repeated field service updates. | Use Scenario: Preserving patient-specific therapy parameters (e.g., infusion rate, alarm thresholds) in portable insulin pumps and nebulizers. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory accessed during device initialization; isolated from main processor via dedicated I²C bus segment. Use Value: Meets IEC 62304 Class B software requirements for data integrity; 100-year retention ensures lifetime usability without data migration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T | Same 64Kbit capacity, SOIC-8 package, and 2.7–5.5V operation; newer revision with enhanced ESD rating (4 kV HBM) and extended -40°C to +125°C temp range. | Preferred for automotive under-hood or high-reliability industrial use where extended temperature and robustness are mandatory. | Select AT24C64D-SSHM-T when qualifying for AEC-Q100 or needing >85°C ambient operation; otherwise AT24C64AN-10SU-2.7 remains suitable for standard industrial use. |
| M24C64-WMN6TP | 64Kbit EEPROM in SOIC-8; identical 2.7–5.5V range and 400 kHz speed, but offers 1.8–5.5V dual-voltage option and lower 1 µA standby current at 2.7V. | Better suited for ultra-low-power battery applications where sub-2 µA standby is critical, e.g., wireless sensor nodes with multi-year battery life. | Choose M24C64-WMN6TP only if <1.5 µA standby is required; AT24C64AN-10SU-2.7 provides proven compatibility and broader legacy design support. |
Compared with AT24C64D-SSHM-T and M24C64-WMN6TP, the AT24C64AN-10SU-2.7 offers optimal balance of industrial temperature support, I²C interoperability, and cost-effectiveness for general-purpose configuration storage - without requiring PCB changes or firmware adaptation.
Availability
AT24C64AN-10SU-2.7 is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer device configuration, and power supply firmware parameter storage requiring stable component supply and long-term obsolescence management.
Supply support for AT24C64AN-10SU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with a focus on embedded control and connectivity.
The AT24C64AN-10SU-2.7 belongs to Microchip's legacy AT24Cxx serial EEPROM family, designed specifically for reliable, low-power, I²C-based nonvolatile data storage in space-constrained industrial and commercial systems.
FAQ
What is the maximum I²C clock frequency supported by the AT24C64AN-10SU-2.7?
The AT24C64AN-10SU-2.7 supports a maximum I²C clock frequency of 400 kHz across its full 2.7V–5.5V supply range and operating temperature (–40°C to +85°C). This complies with the Fast-mode I²C specification and ensures timing margin for reliable communication with standard microcontroller I²C peripherals. The device does not support High-speed mode (3.4 MHz) or SMBus-specific timing.
Does the AT24C64AN-10SU-2.7 require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C64AN-10SU-2.7 requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 1.8 kΩ to 10 kΩ depending on bus capacitance and speed; 4.7 kΩ is commonly used for 400 kHz operation with moderate trace length. No internal pull-ups are provided.
How many devices can share the same I²C bus with the AT24C64AN-10SU-2.7?
Up to eight AT24C64AN-10SU-2.7 devices can share a single I²C bus using the A0, A1, and A2 address pins to configure unique 3-bit hardware addresses (0x50–0x57). All devices must use distinct combinations of these pins; floating pins default to logic low due to internal biasing, so explicit hardwiring is recommended for deterministic addressing.
What is the write endurance and data retention specification for the AT24C64AN-10SU-2.7?
The AT24C64AN-10SU-2.7 is rated for 1 million write cycles per memory location and guarantees 100 years of data retention at +25°C. Retention decreases logarithmically with temperature - e.g., ~30 years at +85°C - but remains sufficient for industrial equipment lifetimes. Endurance applies to both byte and page write modes.
Can the AT24C64AN-10SU-2.7 operate at 1.8V?
No, the AT24C64AN-10SU-2.7 is specified only for 2.7V to 5.5V operation, as indicated by the "–2.7" suffix in its part number. For 1.8V–5.5V operation, Microchip offers the AT24C64AN-10SU-1.8 variant. Using the –2.7 version below 2.7V may result in unreliable reads/writes or failure to acknowledge I²C transactions.
AT24C64AN-10SU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C64AN-10SU-2.7 FAQ
1.How can I place an order for AT24C64AN-10SU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64AN-10SU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64AN-10SU-2.7 reliable?
The price and inventory of AT24C64AN-10SU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64AN-10SU-2.7 is usually 5 days.
3.What payment methods are accepted for AT24C64AN-10SU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64AN-10SU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64AN-10SU-2.7?
AT24C64AN-10SU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64AN-10SU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64AN-10SU-2.7?
For technical support, including AT24C64AN-10SU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64AN-10SU-2.7 requirements.
6.How does Aetrix verify that AT24C64AN-10SU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT24C64AN-10SU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64AN-10SU-2.7 meets industry standards.
7.What is the process for return or replacement of AT24C64AN-10SU-2.7?
All AT24C64AN-10SU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64AN-10SU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64AN-10SU-2.7 part is unused and in its original packaging.
Return procedure for AT24C64AN-10SU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64AN-10SU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
