My Inquiry
My Account
Microchip Technology AT24C64C-PU
- Part No.:
- AT24C64C-PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24C64C-PU.pdf
- Description:
- IC EEPROM 64KBIT I2C 1MHZ 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64C-PU from Microchip Technology (formerly Atmel) is a 64 Kbit I²C-compatible serial EEPROM organized as 8192 × 8 bits, operating across 1.8 V to 5.5 V supply range, featuring hardware write protection via WP pin, 32-byte page write capability, and 1 MHz max clock frequency at 5.0 V. It is used for nonvolatile parameter storage in embedded controllers, sensor calibration modules, and industrial HMI systems.
For engineers reviewing the AT24C64C-PU datasheet, AT24C64C-PU pinout, AT24C64C-PU application, or AT24C64C-PU equivalent, key selection considerations include its PDIP-8 package compatibility with legacy through-hole designs, 100-year data retention, 1 million write endurance, and support for cascaded multi-device I²C buses up to eight units.
Technical Context
The AT24C64C-PU implements a standard two-wire I²C interface with open-drain SDA/SCL lines, Schmitt-triggered inputs for noise immunity, and bi-directional data transfer using ACK/NACK handshaking. Its internal address counter supports current-address, random-address, and sequential read modes.
It uses three hardware address pins (A0–A2) to enable up to eight devices on a shared bus, and integrates an internal high-voltage pump for EEPROM programming. Write operations are self-timed with ≤5 ms completion and support both byte and 32-byte page writes without external timing control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8), enabling storage of firmware configuration, calibration coefficients, or device identity data in compact embedded systems. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V logic, 3.3 V microcontrollers, and legacy 5 V systems without level shifting. |
| I²C Clock Frequency | Up to 1 MHz at 5.0 V; 400 kHz minimum at 1.8 V - ensures fast parameter updates while maintaining robustness in low-power battery-operated designs. |
| Write Endurance | 1,000,000 cycles - suitable for applications requiring frequent logging or runtime parameter adjustment, such as energy metering or motor control tuning. |
| Data Retention | 100 years at +25 °C - guarantees long-term reliability for unattended equipment like building automation nodes or remote telemetry sensors. |
| Page Write Size | 32 bytes per page - reduces I²C transaction overhead when updating contiguous configuration blocks, improving system responsiveness during reconfiguration. |
| Operating Temperature | −40 °C to +85 °C - validated for industrial environments including factory floor controllers, automotive body electronics, and outdoor IoT gateways. |
Pinout & Package
AT24C64C-PU is supplied in an 8-lead Plastic Dual Inline Package (PDIP), 0.300" wide, with through-hole mounting and industry-standard pin spacing. Pin 1 is marked by a dot or notch at the top-left corner of the package body.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired low/high or left floating (internally pulled down) to configure one of eight possible I²C slave addresses on a shared bus. |
| A1 | Device Address Input | Second address bit for multi-device addressing; enables coexistence with other AT24Cxx EEPROMs without software conflict. |
| A2 | Device Address Input | Third address bit; allows full 3-bit address space (0x50–0x57) for scalable system-level memory expansion. |
| GND | Ground Reference | Return path for all internal circuitry and I²C signaling; must be connected to system common ground for stable operation. |
| VCC | Power Supply | Accepts 1.8–5.5 V DC; powers internal logic, EEPROM array, and charge pump - no external regulator required. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full read/write access; floating defaults to write-enabled. |
| SCL | Serial Clock Input | Positive-edge sampled clock for synchronizing I²C data transfers; requires external pull-up resistor (typically 2.2–10 kΩ). |
| SDA | Serial Data I/O | Open-drain bidirectional line for address/data transmission; shares bus with multiple devices via wired-AND topology. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation (1.8 V) | Enables direct integration into ultra-low-power systems such as coin-cell-powered sensors or wearable health monitors without voltage translation. |
| Schmitt-triggered inputs | Provides ≥0.3 V hysteresis on SCL/SDA/A0–A2/WP, rejecting noise spikes up to 100 ns duration - critical for noisy industrial or automotive PCB environments. |
| 32-byte page write mode | Reduces I²C bus occupancy by up to 94% vs. individual byte writes when storing structured data (e.g., 32-byte CAN message buffers or ADC sample sets). |
| Self-timed write cycle | Eliminates need for external write timing control or polling delay loops; host MCU can resume other tasks immediately after issuing STOP condition. |
| Hardware write protection | Prevents accidental overwrites during power transients or firmware bugs by physically disabling write commands when WP = VCC - no software dependency. |
| Lead-free/halogen-free construction | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 3 (MSL3), supporting automated reflow assembly. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent state retention across AC power cycles and firmware updates. Use Value: Ensures deterministic startup behavior and eliminates manual reconfiguration after maintenance or power loss. |
Use Scenario: Holding sensor offset/gain coefficients, patient-specific therapy settings, and regulatory audit logs in portable infusion pumps and ECG monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with hardware write lock preventing unauthorized calibration changes. Use Value: Meets IEC 62304 Class C software safety requirements by isolating critical calibration data from application firmware execution space. |
| Automotive Body Control Module | Smart Energy Meter Firmware Settings |
Use Scenario: Recording seat/mirror position presets, lighting profiles, and door lock configurations in 12 V vehicle body control units. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 3.3 V CAN microcontroller, surviving cold-crank conditions down to 1.8 V. Use Value: Maintains user preferences across battery disconnection events and supports field-upgradable feature sets without external backup capacitors. |
Use Scenario: Storing tariff schedules, demand-response thresholds, and meter serial number in ANSI C12.20-compliant electricity meters. IC Role / Device Role / Timing Role: High-reliability data logger with 1M write cycles and 100-year retention, synchronized to metrology IC via I²C. Use Value: Eliminates need for supercapacitor-based NVSRAM, reducing BOM cost and board area while meeting ANSI 12.22 security logging mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T | Same 64 Kbit capacity and I²C interface, but in 8-lead SOIC package with tape-and-reel packaging and NiPdAu lead finish. | Designed for surface-mount automated assembly; lacks through-hole mechanical robustness for high-vibration environments. | Select when migrating to SMT production or requiring RoHS-compliant lead finish with tighter dimensional tolerances. |
| M24C64-WMN6TP | STMicroelectronics 64 Kbit EEPROM with identical 1.8–5.5 V operation and 400 kHz/1 MHz speed grades, but different I²C address map (0x50–0x57 vs. 0xA0–0xA7). | Requires minor firmware update to adjust slave address; pinout matches PDIP-8 but WP functionality differs (active-low vs. active-high). | Choose for dual-sourcing flexibility where layout reuse is prioritized and address remapping is acceptable. |
Compared with AT24C64D-SSHM-T and M24C64-WMN6TP, the AT24C64C-PU offers proven through-hole reliability for prototyping and legacy repair, native 1.8 V compatibility without external regulators, and seamless integration into existing PDIP-based schematics without footprint or firmware modification.
Availability
AT24C64C-PU is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, automotive body electronics, and smart metering applications requiring stable component supply and long-term obsolescence management.
Supply support for AT24C64C-PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT24Cxx EEPROM family.
The AT24Cxx series was designed specifically for reliable, low-power nonvolatile data storage in resource-constrained embedded systems - emphasizing ease of I²C integration, extended temperature operation, and long-term data integrity.
FAQ
What is the maximum I²C clock frequency supported by the AT24C64C-PU?
The AT24C64C-PU supports up to 1 MHz I²C clock frequency when operated at VCC = 5.0 V. At lower supply voltages (e.g., 1.8 V), the maximum guaranteed clock rate is 400 kHz. These values are specified in the AC Characteristics table of the official datasheet (Rev. 5298A), and timing compliance must be verified against tLOW, tHIGH, and tSU.STA parameters for the target VCC.
Does the AT24C64C-PU require external pull-up resistors on SDA and SCL lines?
Yes, the AT24C64C-PU requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Recommended values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; typical designs use 4.7 kΩ for 3.3 V systems and 2.2 kΩ for 5 V systems with ≤400 pF total bus capacitance.
How does the write protect (WP) pin function on the AT24C64C-PU?
When the WP pin is driven high to VCC, all write operations to the AT24C64C-PU memory array are inhibited - reads remain fully functional. When WP is grounded, normal read/write access is enabled. If left floating, the internal weak pull-down activates, defaulting to write-enabled mode, though Microchip recommends explicit connection to avoid noise-induced glitches.
Can multiple AT24C64C-PU devices share the same I²C bus?
Yes, up to eight AT24C64C-PU devices can operate on a single I²C bus using the A0, A1, and A2 address pins to configure unique 3-bit hardware addresses. Each combination yields a distinct 7-bit slave address (0x50–0x57), allowing independent addressing without software arbitration or bus contention.
What is the endurance and data retention specification for the AT24C64C-PU?
The AT24C64C-PU is rated for 1,000,000 write/erase cycles and guarantees 100 years of data retention at +25 °C ambient temperature. These specifications are characterized per JEDEC standards and apply across the full −40 °C to +85 °C operating range, with retention degrading predictably at elevated temperatures per Arrhenius modeling.
AT24C64C-PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24C64C-PU FAQ
1.How can I place an order for AT24C64C-PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64C-PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64C-PU reliable?
The price and inventory of AT24C64C-PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64C-PU is usually 5 days.
3.What payment methods are accepted for AT24C64C-PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64C-PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64C-PU?
AT24C64C-PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64C-PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64C-PU?
For technical support, including AT24C64C-PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64C-PU requirements.
6.How does Aetrix verify that AT24C64C-PU is sourced from the original manufacturer or authorized distributors?
All AT24C64C-PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64C-PU meets industry standards.
7.What is the process for return or replacement of AT24C64C-PU?
All AT24C64C-PU units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64C-PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64C-PU part is unused and in its original packaging.
Return procedure for AT24C64C-PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64C-PU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
