My Inquiry
My Account
Microchip Technology AT24C64C-TH-B
- Part No.:
- AT24C64C-TH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C64C-TH-B.pdf
- Description:
- IC EEPROM 64KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64C-TH-B from Microchip Technology (formerly Atmel) is a 64 Kbit I²C-compatible serial EEPROM organized as 8192 × 8 bits, operating from 1.8 V to 5.5 V, featuring hardware write protection via the WP pin, 32-byte page write capability, and 1 MHz max clock frequency at 5.0 V. It is widely used in industrial control systems for parameter storage and calibration data retention.
For engineers reviewing the AT24C64C-TH-B datasheet, AT24C64C-TH-B pinout, AT24C64C-TH-B application, or AT24C64C-TH-B equivalent, key selection considerations include its 1.8–5.5 V supply range, 8-lead TSSOP package (8A2), 100-year data retention, 1 million write cycles, and support for up to eight devices on a shared I²C bus.
Technical Context
The AT24C64C-TH-B implements a standard two-wire (I²C) interface with open-drain SDA/SCL lines, Schmitt-triggered inputs for noise immunity, and bi-directional data transfer using ACK/NACK handshaking. Its internal address counter supports current-address, random-address, and sequential read modes.
Device addressing uses three hardware-configurable pins (A2–A0), enabling up to eight devices on one bus. Write protection is controlled by the WP pin: logic high inhibits all writes; logic low enables normal operation. Internal timing ensures self-timed write cycles with ≤5 ms duration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8 bits), sufficient for storing firmware configuration, sensor calibration tables, or device identity data in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with both low-voltage microcontrollers (e.g., 1.8 V ARM Cortex-M0+) and legacy 5 V systems without level shifting. |
| I²C Clock Frequency | Up to 1 MHz at 5.0 V; 400 kHz at 1.8 V - enables fast parameter updates in production programming while maintaining compatibility with slower embedded hosts. |
| Write Endurance | 1,000,000 write cycles per memory location - suitable for applications requiring frequent logging or dynamic parameter adjustment over product lifetime. |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of stored calibration coefficients, serial numbers, or security keys without refresh. |
| Page Write Size | 32 bytes per page - allows efficient bulk updates (e.g., writing an entire sensor offset table) while minimizing bus transaction overhead. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including factory automation, HVAC controllers, and outdoor metering equipment. |
Pinout & Package
AT24C64C-TH-B is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP), JEDEC-compliant 8A2 footprint (4.4 mm body width, 0.65 mm lead pitch), with exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardware-selectable bit for multi-device I²C bus addressing; tied high/low or left floating (internally pulled down) to configure one of eight possible device addresses. |
| A1 | Device Address Input | Second address bit; combined with A0 and A2, determines unique 3-bit slave address on shared I²C bus. |
| A2 | Device Address Input | Third address bit; enables up to eight AT24C64C-TH-B devices on same bus without software arbitration. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance to ensure noise-immune I²C signaling and stable internal voltage regulation. |
| VCC | Power Supply | Single-supply input (1.8–5.5 V); powers internal EEPROM array, I²C interface logic, and high-voltage pump for write operations. |
| WP | Write Protect Control | Active-high hardware lock: when driven to VCC, disables all write commands (byte/page/write-enable); prevents accidental overwrites during power-up/down or firmware glitches. |
| SCL | Serial Clock Input | Positive-edge sampled clock for synchronizing I²C data transfers; requires external pull-up resistor (typically 1–10 kΩ) to VCC. |
| SDA | Serial Data I/O | Open-drain bidirectional line for address/data transmission and ACK/NACK signaling; shares bus with other open-drain devices via wired-AND topology. |
Key Features
| Feature | Design Value |
|---|---|
| Low-voltage operation | Functional down to 1.8 V - eliminates need for dedicated 3.3 V or 5 V regulators in battery-powered or energy-harvesting systems. |
| Schmitt-trigger inputs | Input hysteresis on SCL/SDA/A0–A2/WP - suppresses noise-induced false clocking or address misreads in electrically noisy industrial settings. |
| Hardware write protection | Dedicated WP pin with internal pull-down - provides fail-safe, non-software-dependent memory locking critical for safety-critical or regulatory-compliant firmware storage. |
| Page write mode | 32-byte burst writes with automatic address increment - reduces I²C transaction count by >95% vs. byte-by-byte writes, accelerating field firmware updates. |
| Lead-free/halogen-free construction | RoHS-compliant materials and NiPdAu lead finish - meets global environmental directives and ensures solderability reliability across reflow profiles. |
Applications
| Industrial PLC Configuration Storage | Smart Meter Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing persistent state between power cycles and firmware upgrades. Use Value: Enables zero-downtime field reconfiguration without requiring external backup batteries or supercapacitors. | Use Scenario: Retaining meter-specific calibration coefficients, tariff tables, and tamper-event logs in ANSI C12.20-compliant electricity meters. IC Role / Device Role / Timing Role: Secure, long-life data logger with hardware write lock preventing unauthorized parameter modification. Use Value: Meets 100-year data retention requirement for utility-grade metering while supporting 1M-cycle field recalibration. |
| Medical Device Serial Number Registry | Automotive Body Control Module Settings |
Use Scenario: Recording unique device identifiers, manufacturing date codes, and regulatory compliance flags in FDA Class II diagnostic instruments. IC Role / Device Role / Timing Role: Tamper-evident identity vault with hardware-enforced write protection during device commissioning. Use Value: Ensures traceability and audit readiness under ISO 13485 without relying on volatile MCU flash or external secure elements. | Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units (BCUs). IC Role / Device Role / Timing Role: Low-power configuration memory accessed only during ignition-on or wake-up events. Use Value: Draws <1 µA standby current at 1.8 V, extending battery life in always-on vehicle modules meeting ISO 16750-2 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T | Same 64 Kbit capacity and 1.8–5.5 V operation, but in 8-lead SOIC (8S1) package with different moisture sensitivity level (MSL3 vs MSL1 for TH-B). | SOIC variant better suited for through-hole prototyping or legacy PCBs; lacks TSSOP's space savings for high-density layouts. | Select when board layout accommodates wider SOIC footprint and moisture sensitivity during reflow is managed. |
| M95640-DWMN6TP | 64 Kbit SPI EEPROM (not I²C), 2.5–5.5 V supply, 20 MHz max clock, no WP pin - requires different MCU peripheral and driver stack. | Used where SPI bus bandwidth exceeds I²C limits or where existing design already uses SPI peripherals exclusively. | Choose only if migrating from I²C to SPI infrastructure is acceptable; not drop-in compatible. |
Compared with AT24C64D-SSHM-T and M95640-DWMN6TP, the AT24C64C-TH-B offers optimal balance of compact TSSOP packaging, guaranteed 1.8 V operation, and native I²C compatibility - making it preferred for new industrial and medical designs prioritizing board area, low-voltage robustness, and protocol simplicity.
Availability
AT24C64C-TH-B is available at Aetrix Electronics and suitable for industrial control systems, smart metering platforms, and medical instrumentation requiring stable component supply, long-term data integrity, and RoHS-compliant packaging.
Supply support for AT24C64C-TH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and continues to manufacture and support the AT24Cxx family of serial EEPROMs with full backward compatibility and extended product longevity.
The AT24C64C product line delivers cost-effective, low-power nonvolatile memory for embedded systems where I²C simplicity, small footprint, and guaranteed 100-year data retention are essential design requirements.
FAQ
What is the package type and lead finish of AT24C64C-TH-B?
The AT24C64C-TH-B uses an 8-lead Thin Shrink Small Outline Package (TSSOP), designated JEDEC 8A2, with NiPdAu (Nickel-Palladium-Gold) lead finish. This RoHS-compliant finish ensures excellent solderability, corrosion resistance, and wire-bond compatibility in automated assembly processes.
Does AT24C64C-TH-B support 1.8 V operation, and what is its maximum I²C speed at that voltage?
Yes, AT24C64C-TH-B fully supports 1.8 V operation across its specified temperature range (−40°C to +85°C). At 1.8 V, it operates at up to 400 kHz I²C clock frequency - verified per AC characteristics in the official datasheet (5298A–SEEPR–1/08), ensuring reliable communication with ultra-low-power microcontrollers.
How many devices can share the same I²C bus with AT24C64C-TH-B, and how is addressing configured?
Up to eight AT24C64C-TH-B devices can share one I²C bus using hardware address pins A2, A1, and A0. Each pin can be hardwired high/low or left floating (internally pulled down), generating a unique 3-bit address prefix. The full 7-bit slave address is formed as 1010[A2][A1][A0], allowing deterministic multi-device addressing without software arbitration.
What is the write endurance and data retention specification for AT24C64C-TH-B?
AT24C64C-TH-B is rated for 1,000,000 write cycles per memory location and guarantees 100 years of data retention at +25°C. These values are characterized and documented in the official datasheet (Section 5, DC Characteristics), making it suitable for applications requiring decades-long archival storage without refresh.
Is the WP (Write Protect) pin on AT24C64C-TH-B active-high or active-low, and what happens when it is left unconnected?
The WP pin on AT24C64C-TH-B is active-high: when driven to VCC, all write operations are inhibited. When left floating, the pin is internally pulled down to GND - enabling normal write functionality - provided capacitive coupling to the PCB's VCC plane is less than 3 pF. For robust designs, Microchip recommends explicit connection to GND or VCC.
AT24C64C-TH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C64C-TH-B FAQ
1.How can I place an order for AT24C64C-TH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64C-TH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64C-TH-B reliable?
The price and inventory of AT24C64C-TH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64C-TH-B is usually 5 days.
3.What payment methods are accepted for AT24C64C-TH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64C-TH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64C-TH-B?
AT24C64C-TH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64C-TH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64C-TH-B?
For technical support, including AT24C64C-TH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64C-TH-B requirements.
6.How does Aetrix verify that AT24C64C-TH-B is sourced from the original manufacturer or authorized distributors?
All AT24C64C-TH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64C-TH-B meets industry standards.
7.What is the process for return or replacement of AT24C64C-TH-B?
All AT24C64C-TH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64C-TH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64C-TH-B part is unused and in its original packaging.
Return procedure for AT24C64C-TH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64C-TH-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
