My Inquiry
My Account
Microchip Technology AT24C64D-XHM-B
- Part No.:
- AT24C64D-XHM-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24C64D-XHM-B.pdf
- Description:
- IC EEPROM 64KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64D-XHM-B from Microchip Technology is a 64-Kbit I²C-compatible serial EEPROM organized as 8,192 × 8 bits, operating from 1.7V to 5.5V with industrial temperature range (−40°C to +85°C), 1 MHz Fast Mode Plus support at ≥2.5V, and hardware write-protection via WP pin - used for nonvolatile configuration storage in embedded controllers and power management systems.
For engineers reviewing the AT24C64D-XHM-B datasheet, AT24C64D-XHM-B pinout, AT24C64D-XHM-B application, or AT24C64D-XHM-B equivalent, key selection considerations include voltage compatibility (1.7–5.5V), I²C bus speed mode support (Standard/ Fast/ Fast Mode Plus), page write capability (32-byte), endurance (1M cycles), and package-specific pin mapping for SOIC-8.
Technical Context
The AT24C64D-XHM-B implements a two-wire I²C interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain bidirectional data transfer. It supports standard (100 kHz), fast (400 kHz), and fast mode plus (1 MHz) clock rates depending on VCC level, with automatic address decoding using A0–A2 pins for up to eight devices per bus.
Internally organized as 256 pages of 32 bytes, it executes self-timed writes within 5 ms maximum, includes hardware write protection via dedicated WP pin, and features Power-on Reset (POR) with 100 µs tPUP delay before command acceptance after stable VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits), enabling storage of firmware parameters or calibration data in space-constrained designs |
| Supply Voltage | 1.7V to 5.5V - supports direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifting |
| I²C Speed Modes | 100 kHz (1.7–5.5V), 400 kHz (1.7–5.5V), 1 MHz (2.5–5.5V) - enables flexible timing budget allocation across system clock domains |
| Write Endurance | 1,000,000 cycles - suitable for frequent logging or dynamic configuration updates in industrial control nodes |
| Data Retention | 100 years at 55°C - ensures long-term reliability in unattended equipment such as smart meters or remote sensors |
| Active/Standby Current | ≤3 mA active (5V, 400 kHz write), ≤6 µA standby (5V) - minimizes power impact in battery-backed or energy-harvesting applications |
| Page Write Size | 32-byte pages with partial write support - reduces bus occupancy and improves efficiency during multi-byte updates |
Pinout & Package
AT24C64D-XHM-B is supplied in an 8-lead SOIC package (XHM suffix per Microchip's package coding). Pin functions are electrically identical across SOIC, TSSOP, UDFN, XDFN, and VFBGA variants, with mechanical dimensions and thermal characteristics specific to SOIC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0 | Device Address Input | Hardwired to GND/VCC to set LSB of 7-bit I²C slave address; enables up to 8 devices on same bus |
| A1 | Device Address Input | Hardwired to GND/VCC to set middle bit of 7-bit I²C slave address; required for multi-device addressing |
| A2 | Device Address Input | Hardwired to GND/VCC to set MSB of 7-bit I²C slave address; completes 3-bit hardware address encoding |
| GND | Ground Reference | System ground connection; must be low-impedance path to minimize noise coupling into SDA/SCL lines |
| SDA | Serial Data I/O | Open-drain bidirectional line requiring external pull-up (≤10 kΩ); shared across multiple I²C devices on bus |
| SCL | Serial Clock Input | Input-only clock line driven by host; requires external pull-up; timing-critical for AC compliance (tLOW/tHIGH/tR/tF) |
| WP | Write-Protect Control | Logic-high (VCC) disables all writes to entire memory array; logic-low (GND) enables normal write operations |
| VCC | Power Supply | 1.7–5.5V supply input; must ramp monotonically at ≤0.1 V/µs; POR activates below 1.5V threshold |
Key Features
| Feature | Design Value |
|---|---|
| Fast Mode Plus Support | 1 MHz I²C operation at 2.5–5.5V enables faster configuration loading versus legacy 400 kHz EEPROMs |
| Schmitt Trigger Inputs | Integrated noise filtering on SDA/SCL eliminates false triggering from EMI or signal ringing in noisy industrial environments |
| Hardware Write Protection | Dedicated WP pin allows unconditional lock of full memory array - prevents accidental overwrites during firmware updates |
| Low-Voltage Operation | 1.7V minimum VCC enables direct use with 1.8V logic families and ultra-low-power MCUs without regulators |
| Green Packaging | RoHS-compliant, halide-free, lead-free SOIC package meets environmental compliance requirements for global deployments |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
Use Scenario: Storing factory-calibrated sensor coefficients and temperature compensation tables in wireless pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration storage element interfaced via I²C to an ARM Cortex-M0+ MCU during boot and field recalibration. Use Value: Enables traceable, field-updatable calibration without requiring external programming hardware or soldering rework. | Use Scenario: Retaining tariff schedules, billing counters, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Secure, low-power parameter storage accessed during meter startup and periodic data snapshot intervals. Use Value: Guarantees 100-year data retention and 1M write cycles - critical for regulatory compliance and 15+ year field deployment. |
| Embedded Power Management | IoT Edge Node Configuration |
Use Scenario: Saving runtime-configurable power rail settings and fault history in programmable PMIC-based power sequencers. IC Role / Device Role / Timing Role: I²C-connected persistent memory for storing dynamic power profiles and thermal throttling thresholds. Use Value: Allows OEMs to tune power behavior post-deployment without firmware revision - reducing time-to-market for new board variants. | Use Scenario: Holding Wi-Fi credentials, OTA update keys, and device-specific identifiers in battery-powered BLE gateways. IC Role / Device Role / Timing Role: Secure boot-time configuration store accessed by ESP32 or Nordic nRF52 during initialization sequence. Use Value: Supports zero-touch provisioning via encrypted writes and hardware WP lock - preventing credential leakage during manufacturing test. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C64D-SSHM-T | Same die, 8-lead SOIC package but with tape-and-reel packaging (T suffix) and extended temperature screening (−40°C to +125°C option available) | Targeted at automotive under-hood modules requiring higher ambient tolerance than industrial-grade AT24C64D-XHM-B | Select when AEC-Q200 qualification or extended temperature operation is mandatory; otherwise, AT24C64D-XHM-B suffices for industrial use |
| M24C64-WMN6TP | STMicroelectronics 64-Kbit I²C EEPROM in 8-lead SOIC; supports 1 MHz FM+ only above 2.5V; identical 32-byte page size and 1M endurance | Functionally compatible but uses different device address map (1010xxx vs Microchip's 1010A2A1A0); requires firmware address adjustment | Choose for dual-sourcing flexibility; verify I²C address conflict resolution and WP pin behavior match in existing design |
Compared with AT24C64D-SSHM-T, the AT24C64D-XHM-B offers lower cost and standard industrial temp range, while M24C64-WMN6TP provides second-source assurance but demands address-space validation - both require no PCB changes if SOIC-8 footprint is shared.
Availability
AT24C64D-XHM-B is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and embedded power management requiring stable component supply, long-lifecycle availability, and RoHS-compliant sourcing.
Supply support for AT24C64D-XHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The AT24C64D belongs to Microchip's serial EEPROM product line, engineered for reliable, low-voltage nonvolatile data storage in resource-constrained embedded systems across industrial, computing, and consumer applications.
FAQ
What is the full part number designation for AT24C64D-XHM-B?
The full orderable part number AT24C64D-XHM-B denotes the 64-Kbit I²C serial EEPROM in 8-lead SOIC package (XHM), with commercial temperature grade (−40°C to +85°C), and standard reel packaging (B suffix). This exact variant is documented in Microchip's DS20005937C datasheet and qualifies for industrial applications requiring robust nonvolatile storage.
Does AT24C64D-XHM-B support 1 MHz I²C communication across its full voltage range?
No - AT24C64D-XHM-B supports 1 MHz Fast Mode Plus only when VCC is between 2.5V and 5.5V. At 1.7V to 2.4V, maximum supported speed is 400 kHz (Fast Mode). This voltage-dependent speed limitation is specified in Section 4.4 of the AT24C64D datasheet and must be enforced in host controller clock configuration to ensure reliable communication.
How does the WP pin function on AT24C64D-XHM-B, and what happens if left unconnected?
On AT24C64D-XHM-B, the WP pin enables hardware write protection: tied to VCC, it locks the entire memory array against writes; tied to GND, it permits normal write operations. If left floating, internal weak pull-down biases WP to GND - allowing writes - but Microchip recommends explicit connection due to capacitive coupling risks. This behavior is confirmed in Section 2.5 and Table 2-2 of the official datasheet.
What is the maximum page write size and write cycle time for AT24C64D-XHM-B?
AT24C64D-XHM-B supports a maximum page write size of 32 bytes with partial page writes allowed, and guarantees self-timed write completion within 5 ms maximum - independent of VCC or temperature within rated operating conditions. These values are specified in Sections 7.2 and 7.4 of the DS20005937C datasheet and apply identically to the XHM-B variant.
Is AT24C64D-XHM-B RoHS compliant and lead-free?
Yes - AT24C64D-XHM-B is RoHS compliant, lead-free, and halide-free per Microchip's green packaging policy, as stated in the "Features" section of DS20005937C. The SOIC package uses matte tin (Sn) lead finish and conforms to JEDEC J-STD-020 moisture sensitivity level 3, supporting standard reflow profiles without special handling.
AT24C64D-XHM-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24C64D-XHM-B FAQ
1.How can I place an order for AT24C64D-XHM-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64D-XHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64D-XHM-B reliable?
The price and inventory of AT24C64D-XHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64D-XHM-B is usually 5 days.
3.What payment methods are accepted for AT24C64D-XHM-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64D-XHM-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64D-XHM-B?
AT24C64D-XHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64D-XHM-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64D-XHM-B?
For technical support, including AT24C64D-XHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64D-XHM-B requirements.
6.How does Aetrix verify that AT24C64D-XHM-B is sourced from the original manufacturer or authorized distributors?
All AT24C64D-XHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64D-XHM-B meets industry standards.
7.What is the process for return or replacement of AT24C64D-XHM-B?
All AT24C64D-XHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64D-XHM-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64D-XHM-B part is unused and in its original packaging.
Return procedure for AT24C64D-XHM-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64D-XHM-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
