Microchip Technology AT24C64N-10SI
- Part No.:
- AT24C64N-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24C64N-10SI.pdf
- Description:
- IC EEPROM 64KBIT I2C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24C64N-10SI from Microchip Technology (formerly Atmel) is a 64 Kbit (8192 × 8) I²C-compatible serial EEPROM with industrial temperature range (−40°C to +85°C), 2.7V–5.5V supply operation, 10 ms max write cycle time, and hardware write protection via WP pin. It serves as nonvolatile configuration storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT24C64N-10SI datasheet, AT24C64N-10SI pinout, AT24C64N-10SI application, or AT24C64N-10SI equivalent, key selection considerations include its 2-wire interface timing compliance (100 kHz at 2.7V), 32-byte page write capability, 1 million write endurance, 100-year data retention, and JEDEC SOIC-8 package with industrial-grade reliability.
Technical Context
The AT24C64N-10SI implements a standard I²C bus protocol with Schmitt-triggered SDA/SCL inputs for noise immunity, supports up to eight devices on one bus via A0–A2 address pins, and uses open-drain bidirectional SDA with external pull-up. Its internal address counter enables current-address and sequential reads without retransmitting the address.
Write operations are self-timed (max 10 ms), during which all inputs are disabled; acknowledge polling allows host firmware to detect completion. The WP pin provides hardware-level protection of the upper quadrant (16 Kbits) when tied to VCC, while floating or grounded WP enables full memory access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8 bits), organized as 256 pages of 32 bytes - enables efficient block writes and modular firmware parameter storage. |
| Supply Voltage Range | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers without level shifting. |
| Interface Speed | 100 kHz maximum at 2.7V - ensures reliable communication in noisy industrial environments with marginal rise/fall times. |
| Write Endurance | 1 million cycles - suitable for logging applications with frequent updates (e.g., energy meter tariff counters). |
| Data Retention | 100 years at +25°C - guarantees long-term calibration data integrity across product lifecycle without refresh. |
| Standby Current | 0.5 µA at 2.7V - minimizes quiescent power in battery-backed systems such as smart sensors and IoT edge nodes. |
| Operating Temperature | −40°C to +85°C - qualified for industrial control panels, automotive body electronics, and outdoor infrastructure. |
Pinout & Package
AT24C64N-10SI is supplied in an 8-pin JEDEC SOIC package (8S1), 0.150" wide, with 1.27 mm pitch and gull-wing leads. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Device Address Inputs | Hardwired logic inputs enabling up to eight AT24C64N-10SI devices on a single I²C bus; float to GND internally if unconnected. |
| SDA | Serial Data I/O | Bidirectional open-drain line requiring external pull-up; shares bus with other I²C peripherals and supports wire-OR logic. |
| SCL | Serial Clock Input | Master-generated clock signal; Schmitt-trigger input ensures noise immunity in electrically harsh environments. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables writes to upper 16 Kbits; grounded or floating enables full memory access. |
| VCC | Power Supply | Primary supply rail (2.7–5.5V); powers internal logic and EEPROM array; decoupling capacitor required per layout guidelines. |
| GND | Ground Reference | System ground return path; must be low-impedance and shared with host MCU to maintain I²C signal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte page write mode | Enables burst programming of up to 32 bytes per transaction, reducing I²C overhead and improving firmware update efficiency. |
| Schmitt-trigger inputs | Suppresses EMI-induced glitches on SDA/SCL lines, eliminating spurious start/stop conditions in motor-drive or switching-power environments. |
| Hardware write protection | WP pin physically blocks writes to critical upper memory quadrant, preventing accidental corruption of factory calibration or security keys. |
| Self-timed write cycle | Internal timing eliminates need for host MCU to manage write delays; ACK polling allows deterministic synchronization without fixed wait loops. |
| 100-year data retention | Validated at +25°C ambient; ensures stored parameters (e.g., sensor offsets, device IDs) remain intact over full product service life without backup power. |
Applications
| Industrial PLC Configuration Storage | Smart Energy Meter Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via I²C during boot and runtime reconfiguration; no timing-critical latency requirements. Use Value: Enables field-upgradable configuration without firmware reflashing; WP pin prevents unauthorized modification of safety-critical settings. |
Use Scenario: Holding metrology calibration coefficients, tariff tables, and tamper-event logs in ANSI C12.20-compliant electricity meters operating at −25°C to +70°C. IC Role / Device Role / Timing Role: High-reliability data logger with guaranteed 1M write cycles and 100-year retention; accessed asynchronously during metering interrupts. Use Value: Eliminates need for battery-backed SRAM; 0.5 µA standby current extends battery life in AMI endpoint sleep modes. |
| Automotive Body Control Module (BCM) | Medical Infusion Pump Parameter Set |
Use Scenario: Saving user preferences (mirror position, seat memory), fault codes, and adaptive learning values in 12V automotive BCMs. IC Role / Device Role / Timing Role: I²C slave device interfaced to 3.3V CAN microcontroller; operates across −40°C to +85°C under engine-bay thermal cycling. Use Value: Industrial temp grade and 2.7V min VCC ensure robustness during cold cranking (battery dip to 6V) and high-temperature soak. |
Use Scenario: Storing drug library profiles, dose limits, and clinician audit trails in Class II medical infusion pumps requiring traceable parameter history. IC Role / Device Role / Timing Role: Secure configuration store with hardware write-lock; WP pin prevents runtime alteration of safety-critical delivery parameters. Use Value: Meets IEC 62304 software safety requirements by isolating immutable calibration data from volatile application RAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STMicroelectronics M24C64-WMN6TP | Same 64 Kbit size, SOIC-8, 2.5V–5.5V range, but rated for 400 kHz at 2.5V+; lower ISB (1 µA typical at 5.5V). | Higher speed supports faster boot-time config loading; slightly higher standby current may impact ultra-low-power designs. | Preferred where system clock budget allows 400 kHz I²C and tighter VCC tolerance (2.5V min) is acceptable. |
| Renesas R1EX24064ASAS0I | 64 Kbit, SOIC-8, 1.7V–5.5V range, 100 kHz at 1.7V; built-in error correction code (ECC) for enhanced data integrity. | ECC mitigates soft errors in radiation-prone environments (e.g., aerospace avionics); wider voltage range suits 1.8V-only systems. | Select when operating below 2.7V or requiring ECC for mission-critical data storage beyond industrial standards. |
Compared with M24C64-WMN6TP and R1EX24064ASAS0I, the AT24C64N-10SI offers optimal balance of industrial temperature support, proven 2.7V compatibility, and hardware write protection - making it ideal for cost-sensitive, thermally demanding embedded systems where 100 kHz I²C suffices.
Availability
AT24C64N-10SI is available at Aetrix Electronics and suitable for industrial control systems, smart metering platforms, and automotive body electronics requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for AT24C64N-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification programs.
The AT24C64N-10SI belongs to Microchip's legacy AT24Cxx serial EEPROM family, designed specifically for reliable, low-power nonvolatile storage in space-constrained embedded systems where I²C simplicity and long-term data integrity are essential.
FAQ
What is the maximum I²C clock frequency supported by the AT24C64N-10SI?
The AT24C64N-10SI supports up to 100 kHz at 2.7V–5.5V supply. While some variants in the AT24C64 family support 400 kHz, the -10SI suffix denotes the 10 ms write-cycle industrial-grade version with 100 kHz timing specification - confirmed in the AC Characteristics table of Rev. 0336F–08/98 datasheet.
Does the AT24C64N-10SI require an external pull-up resistor on the SDA line?
Yes, the AT24C64N-10SI requires external pull-up resistors on both SDA and SCL lines because its I²C interface uses open-drain outputs. Typical values range from 2.2 kΩ to 10 kΩ depending on bus capacitance and desired rise time; this is explicitly stated in the "Bus Timing" section and pin description for SDA.
How does the Write Protect (WP) pin function on the AT24C64N-10SI?
When WP is tied to VCC, writes to the upper quadrant (16 Kbits) of the AT24C64N-10SI memory are inhibited; writes to the lower 48 Kbits remain enabled. When WP is grounded or left floating (internally pulled down), full memory access is permitted - as documented in the "Pin Description" and "DATA SECURITY" sections of the datasheet.
What package type is used for the AT24C64N-10SI?
The AT24C64N-10SI uses an 8-pin JEDEC SOIC package (designated 8S1), 0.150" wide, with gull-wing leads and 1.27 mm pitch. This is confirmed in the "AT24C64 Ordering Information" table on page 12 and "Packaging Information" on page 14 of the datasheet.
Is the AT24C64N-10SI compatible with 1.8V I²C systems?
No - the AT24C64N-10SI is specified for 2.7V to 5.5V operation only. For 1.8V systems, Microchip offers the AT24C64N-10SI-1.8 variant (ordering code ends in -1.8), which has different DC and AC characteristics; mixing these variants risks communication failure or excessive current draw.
AT24C64N-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24C64N-10SI FAQ
1.How can I place an order for AT24C64N-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24C64N-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24C64N-10SI reliable?
The price and inventory of AT24C64N-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24C64N-10SI is usually 5 days.
3.What payment methods are accepted for AT24C64N-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24C64N-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24C64N-10SI?
AT24C64N-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24C64N-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24C64N-10SI?
For technical support, including AT24C64N-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24C64N-10SI requirements.
6.How does Aetrix verify that AT24C64N-10SI is sourced from the original manufacturer or authorized distributors?
All AT24C64N-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24C64N-10SI meets industry standards.
7.What is the process for return or replacement of AT24C64N-10SI?
All AT24C64N-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT24C64N-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24C64N-10SI part is unused and in its original packaging.
Return procedure for AT24C64N-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24C64N-10SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
