Microchip Technology AT24CM01-XHD-B
- Part No.:
- AT24CM01-XHD-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24CM01-XHD-B.pdf
- Description:
- IC EEPROM 1MBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:31,766
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24CM01-XHD-B from Microchip Technology is a 1-Mbit I²C-compatible serial EEPROM organized as 131,072 × 8, operating from 1.7V to 5.5V with industrial temperature range (−40°C to +85°C), 1 MHz Fast Mode Plus support, and hardware write protection via WP pin - used for nonvolatile configuration storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT24CM01-XHD-B datasheet, AT24CM01-XHD-B pinout, AT24CM01-XHD-B application, or AT24CM01-XHD-B equivalent, key selection criteria include voltage flexibility (1.7–5.5V), page-write capability (256-byte pages), ultra-low standby current (≤6 µA), built-in error detection/correction, and compatibility with multi-device I²C bus topologies using A1/A2 address inputs.
Technical Context
The AT24CM01-XHD-B implements a true two-wire I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs, supporting Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) timing across overlapping VCC ranges. Its internal architecture includes a 512-page × 256-byte memory array, hardware address decoding (A1/A2), and a dedicated write-protect circuit that disables all writes when WP = VCC.
It features a self-timed write cycle completing in ≤5 ms, automatic power-on reset (POR) with 100 µs tPUP delay, and open-drain bidirectional SDA with external pull-up requirement (≤10 kΩ). The device uses internal high-voltage generation for EEPROM programming and incorporates built-in error detection and correction logic for enhanced data integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Mbit (131,072 × 8 bits); supports full-array read/write without block erase overhead |
| Interface | I²C-compatible two-wire serial; supports 100/400 kHz and 1 MHz FM+ modes with defined AC timing |
| VCC range | 1.7V to 5.5V (low-voltage grade); enables direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers |
| Write endurance | 1,000,000 cycles per memory location; suitable for frequent calibration or logging applications |
| Data retention | 100 years at 55°C; ensures long-term reliability in industrial deployments |
| Standby current | ≤6 µA at VCC = 5.5V; minimizes system-level quiescent power in battery-backed or energy-sensitive designs |
| Operating temp | −40°C to +85°C industrial grade; qualified for use in automotive body control, industrial PLCs, and outdoor IoT nodes |
Pinout & Package
AT24CM01-XHD-B is supplied in an 8-lead SOIC package (XHD suffix per Microchip marking convention), with gull-wing leads, 1.27 mm pitch, and JEDEC MS-012AC compliant outline. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC) | No-connect | Internally unconnected; must be left floating or tied to GND/VCC per layout best practice - no functional impact |
| 2 (A1) | Hardware device address input | Configures LSB of 3-bit slave address; allows up to four devices on same I²C bus when combined with A2 |
| 3 (A2) | Hardware device address input | Configures MSB of 3-bit slave address; internally pulled down if floating, but external tie-off recommended |
| 4 (GND) | Power ground reference | Primary return path for VCC and I/O; requires low-impedance connection to system ground plane |
| 5 (SDA) | Bidirectional serial data line | Open-drain I/O requiring external pull-up (≤10 kΩ); shares bus with other I²C slaves; supports ACK/NACK handshaking |
| 6 (SCL) | Serial clock input | Input-only clock line; must be pulled high externally; controls data sampling (rising edge) and output timing (falling edge) |
| 7 (WP) | Hardware write-protect enable | Active-high protection: WP = VCC locks entire memory array; WP = GND enables normal write operations |
| 8 (VCC) | Device power supply | Supplies core logic and EEPROM programming voltage; must ramp monotonically at ≤0.1 V/µs during power-up |
Key Features
| Feature | Design Value |
|---|---|
| 256-byte page write mode | Enables efficient burst writes without per-byte overhead; supports partial-page writes for flexible firmware update or parameter storage |
| Schmitt-triggered, filtered inputs | Rejects >50 ns noise spikes on SDA/SCL; improves robustness in electrically noisy industrial environments |
| Built-in error detection and correction | Detects and corrects single-bit errors during read; prevents silent data corruption in safety-critical configuration storage |
| Ultra-low active current (≤3 mA) | Reduces peak power demand during write cycles, easing thermal design in compact enclosures or multi-sensor modules |
| Green packaging (RoHS, halide-free) | Meets global environmental compliance requirements for industrial and consumer electronics manufacturing |
Applications
| Industrial Sensor Calibration | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and linearization tables for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage element interfaced via I²C to MCU during boot or recalibration sequences. Use Value: Enables field-replaceable sensor modules with persistent calibration data, eliminating need for reprogramming after power loss or module swap. | Use Scenario: Holding boot-time configuration parameters (e.g., communication baud rate, I/O mapping, watchdog timeout) for ARM Cortex-M based motor drives. IC Role / Device Role / Timing Role: System-level configuration register bank accessed early in boot sequence before main application starts. Use Value: Allows OEMs to customize behavior per unit without firmware reflash; supports multiple SKUs from single binary image. |
| Power Management Unit (PMU) Settings | IoT Edge Node Identity Storage |
Use Scenario: Retaining user-defined voltage/current limits, fault thresholds, and soft-start profiles in DC-DC controller modules. IC Role / Device Role / Timing Role: Persistent settings store accessed during PMU initialization and runtime fault recovery. Use Value: Ensures safe, repeatable power-up behavior across repeated cycles and brownout events; supports field updates via I²C command interface. | Use Scenario: Securing unique device identifiers (e.g., MAC address, cryptographic keys, certificate fingerprints) in battery-powered wireless sensor nodes. IC Role / Device Role / Timing Role: Tamper-resistant identity vault accessed only during secure boot or TLS handshake setup. Use Value: Provides immutable root-of-trust anchor; WP pin hardwired to VCC prevents accidental overwrites during OTA firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C1024-SSHD-T | Same 1-Mbit density and SOIC-8 package; rated for 1.8V–5.5V only (no 1.7V support); lacks Fast Mode Plus (max 400 kHz) | Not suitable where 1 MHz I²C bandwidth or sub-1.8V operation is required (e.g., ultra-low-power wake-up paths) | Select AT24C1024-SSHD-T only if system operates strictly ≥1.8V and does not require >400 kHz bus speed. |
| M95M01-RDW6TP | 1-Mbit SPI interface (not I²C); 2.5V–5.5V supply; 5 ms write time; no hardware WP pin (software-controlled protection) | Requires SPI-capable host MCU; incompatible with existing I²C bus infrastructure; no pin-level write lock | Choose M95M01-RDW6TP only when migrating to SPI-based architecture or when higher immunity to I²C bus contention is needed. |
Compared with AT24C1024-SSHD-T, AT24CM01-XHD-B offers broader voltage range and faster I²C timing; versus M95M01-RDW6TP, it provides native I²C compatibility and hardware write protection - making AT24CM01-XHD-B optimal for mixed-voltage, noise-prone industrial I²C systems requiring guaranteed write safety.
Availability
AT24CM01-XHD-B is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and power management unit settings requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for AT24CM01-XHD-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified manufacturing and global distribution.
The AT24CM01-XHD-B belongs to Microchip's AT24Cxx family of I²C serial EEPROMs, designed specifically for reliable, low-power nonvolatile storage in space-constrained industrial and automotive subsystems.
FAQ
What is the maximum I²C clock frequency supported by the AT24CM01-XHD-B?
The AT24CM01-XHD-B supports up to 1 MHz Fast Mode Plus (FM+) operation when VCC is between 2.5V and 5.5V. At lower voltages (1.7V–5.5V), it operates in Fast Mode (400 kHz) or Standard Mode (100 kHz). This multi-speed capability allows the AT24CM01-XHD-B to adapt to host controller capabilities and system noise conditions without requiring hardware changes.
Does the AT24CM01-XHD-B require external pull-up resistors on SDA and SCL lines?
Yes, the AT24CM01-XHD-B requires external pull-up resistors on both SDA and SCL lines because its SDA pin is open-drain and SCL is an input-only pin. Microchip specifies a maximum value of 10 kΩ for pull-up resistors; typical values range from 2.2 kΩ to 4.7 kΩ depending on bus capacitance and target I²C speed. Without proper pull-ups, the AT24CM01-XHD-B will not communicate reliably on the I²C bus.
How does the write-protect (WP) pin function on the AT24CM01-XHD-B?
The WP pin on the AT24CM01-XHD-B is an active-high hardware lock: when tied to VCC, it disables all write operations to the entire memory array; when tied to GND, normal writes are enabled. If left floating, the pin is internally pulled down to GND, enabling writes - but Microchip recommends explicit connection to avoid noise-induced glitches. This feature ensures fail-safe protection of critical configuration data in the AT24CM01-XHD-B.
What is the memory organization of the AT24CM01-XHD-B?
The AT24CM01-XHD-B organizes its 1-Mbit capacity as 131,072 words × 8 bits (131,072 bytes), structured into 512 pages of 256 bytes each. This page-based layout enables efficient 256-byte burst writes and supports partial-page writes. Addressing uses a 17-bit word address, with the upper bit (A16) encoded in the device address byte and the remaining 16 bits transmitted as two sequential address bytes - a structure fully compatible with standard I²C EEPROM drivers.
Is the AT24CM01-XHD-B compatible with legacy AT24C series EEPROMs?
Yes, the AT24CM01-XHD-B maintains full software and pinout compatibility with earlier AT24Cxx devices (e.g., AT24C512, AT24C1024) in the same SOIC-8 package. It uses identical I²C addressing (1010b prefix), A1/A2 hardware address inputs, and command protocol. However, the AT24CM01-XHD-B adds Fast Mode Plus support and improved low-voltage operation - enhancements that do not break backward compatibility but extend functionality in upgraded systems.
AT24CM01-XHD-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24CM01-XHD-B FAQ
1.How can I place an order for AT24CM01-XHD-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24CM01-XHD-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24CM01-XHD-B reliable?
The price and inventory of AT24CM01-XHD-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24CM01-XHD-B is usually 5 days.
3.What payment methods are accepted for AT24CM01-XHD-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24CM01-XHD-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24CM01-XHD-B?
AT24CM01-XHD-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24CM01-XHD-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24CM01-XHD-B?
For technical support, including AT24CM01-XHD-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24CM01-XHD-B requirements.
6.How does Aetrix verify that AT24CM01-XHD-B is sourced from the original manufacturer or authorized distributors?
All AT24CM01-XHD-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24CM01-XHD-B meets industry standards.
7.What is the process for return or replacement of AT24CM01-XHD-B?
All AT24CM01-XHD-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24CM01-XHD-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24CM01-XHD-B part is unused and in its original packaging.
Return procedure for AT24CM01-XHD-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24CM01-XHD-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
