My Inquiry
My Account
Microchip Technology AT24HC02B-PU
- Part No.:
- AT24HC02B-PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24HC02B-PU.pdf
- Description:
- IC EEPROM 2KBIT I2C 1MHZ 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24HC02B-PU from Microchip Technology is an I²C-compatible automotive-grade serial EEPROM with 2-Kbit (256 × 8) memory organization, operating from 2.5V to 5.5V, supporting Standard (100 kHz) and Fast (400 kHz) I²C modes, and rated for -40°C to +125°C operation in AEC-Q100 Grade 1 environments - used for parameter storage in engine control units and ADAS sensor modules.
For engineers reviewing the AT24HC02B-PU datasheet, AT24HC02B-PU pinout, AT24HC02B-PU application, or AT24HC02B-PU equivalent, this page delivers verified electrical specs, validated pin functions, confirmed automotive temperature compliance, and real-world use context for reliable BOM selection and design-in.
Technical Context
The AT24HC02B-PU implements a two-wire I²C slave interface with Schmitt-triggered, noise-filtered SDA and SCL inputs, enabling robust communication in electrically noisy automotive environments. It uses internal address decoding with A1/A2 hardware pins to support up to four devices on a shared bus and includes a dedicated WP pin for hardware write protection of the upper half of memory.
Memory is organized as 256 words × 8 bits, accessed via 9-bit addressing with automatic wraparound during sequential reads. Write operations are self-timed with ≤5 ms maximum cycle time, and the device enters low-power standby mode (<18 μA at 5.0V) when idle or after Stop conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2-Kbit (256 × 8), sufficient for calibration tables, fault logs, and configuration registers in ECUs. |
| Supply Voltage | 2.5V to 5.5V - compatible with 3.3V and 5V automotive microcontroller I/O domains without level shifting. |
| I²C Speed Modes | 100 kHz Standard mode and 400 kHz Fast mode - supports both legacy and higher-throughput data logging. |
| Operating Temperature | -40°C to +125°C (AEC-Q100 Grade 1) - qualified for under-hood and transmission-control module deployment. |
| Write Endurance | 1,000,000 cycles - enables daily firmware update logging over 27+ years of vehicle service life. |
| Data Retention | 100 years at 55°C - ensures long-term integrity of safety-critical calibration data across vehicle lifetime. |
| Active/Standby Current | ≤3 mA active, ≤18 μA standby - minimizes parasitic drain in always-on vehicle subsystems. |
Pinout & Package
AT24HC02B-PU is supplied in an 8-lead PDIP (Plastic Dual In-line Package) with 0.300" body width, pin 1 marked by notch or dot, and lead finish compliant with RoHS, halide-free, and green packaging standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NC) | No Connect | Internally unconnected; must remain floating or tied to GND per layout best practice - no functional impact. |
| 2 (A1) | Hardware Address Input | Configures LSB of I²C slave address (1010 A2 A1); hardwired to GND/VCC to enable multi-device bus addressing. |
| 3 (A2) | Hardware Address Input | Configures MSB of I²C slave address (1010 A2 A1); allows up to four AT24HC02B-PU devices on one I²C bus. |
| 4 (GND) | Ground Reference | System ground return path; requires low-impedance connection to minimize noise coupling into I²C signaling. |
| 5 (SDA) | Serial Data I/O | Open-drain bidirectional line; requires external pull-up resistor (≤10 kΩ) and supports wire-OR with other I²C slaves. |
| 6 (SCL) | Serial Clock Input | Master-generated clock input; latches data on rising edge and outputs data on falling edge - defines timing for all transfers. |
| 7 (WP) | Write-Protect Control | Hardware lock for upper half (1K) of memory; tied to VCC to prevent accidental writes during power transients or firmware faults. |
| 8 (VCC) | Power Supply | 2.5–5.5V supply input; includes internal POR circuit requiring ≥100 µs stable delay before first command after power-up. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive AEC-Q100 Grade 1 Qualification | Validated for -40°C to +125°C operation with full electrical testing across temperature - eliminates need for additional qualification in Tier-1 ECU designs. |
| 16-Byte Page Write Mode | Enables burst programming of configuration blocks (e.g., CAN message filters or PID tuning sets) in ≤5 ms without host CPU polling overhead. |
| Schmitt Trigger + Noise Filtering | Rejects >50 ns spikes on SDA/SCL - prevents false Start/Stop detection in high-EMI environments like motor drivers or ignition systems. |
| Dedicated Hardware Write Protection | WP pin disables writes to upper 1K memory independently - preserves critical calibration data while allowing runtime logging in lower 1K. |
| Ultra-Low Standby Current | 18 μA max at 5.0V enables permanent connection to battery rail in always-on modules (e.g., telematics, gateway ECUs) without measurable drain. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing fuel trim coefficients, misfire counters, and diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile parameter storage slave on vehicle's main powertrain I²C bus, accessed during boot and runtime diagnostics. Use Value: Enables zero-latency recall of adaptive learning values after cold start, meeting ISO 15765-3 diagnostic response timing requirements. | Use Scenario: Retaining camera lens calibration offsets and radar object-tracking history across sleep/wake transitions in parking assist modules. IC Role / Device Role / Timing Role: I²C-configurable memory node synchronized to SoC wake events, supporting <100 ms resume-to-operation. Use Value: Eliminates re-calibration delays by preserving sensor alignment data through low-power sleep states - critical for ASIL-B functional safety compliance. |
| Body Control Module (BCM) | Transmission Control Module (TCM) |
Use Scenario: Holding user preferences (window position, mirror angle, seat settings) and door-lock event logs for OEM personalization features. IC Role / Device Role / Timing Role: Dedicated EEPROM on body domain I²C bus, isolated from high-noise powertrain networks. Use Value: Guarantees retention of personalized settings for 15+ years - exceeding typical vehicle ownership duration without refresh. | Use Scenario: Logging gear-shift adaptation parameters and torque converter clutch wear metrics for predictive maintenance algorithms. IC Role / Device Role / Timing Role: High-reliability storage element interfaced directly to TCM MCU, operating continuously under under-hood thermal stress. Use Value: Supports 1M+ write cycles required for daily shift-event logging over 200,000-mile service life - validated per AEC-Q100 endurance test plan. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C02D-SSHM-T | Same 2-Kbit capacity and I²C interface, but in 8-lead SOIC package; rated for industrial (-40°C to +85°C), not automotive Grade 1. | Lacks AEC-Q100 qualification - unsuitable for under-hood or safety-critical modules requiring automotive temperature range. | Select only for non-automotive industrial controls or consumer infotainment where extended temperature is not required. |
| M95256-DFMN6TP | 256-Kbit SPI EEPROM (not I²C); operates at 1.8–5.5V; supports 20 MHz SPI clock; no hardware WP pin. | Requires SPI interface redesign and lacks dedicated write-protect - increases firmware complexity for secure parameter updates. | Consider only if system already uses SPI peripherals and needs higher density; not drop-in compatible with AT24HC02B-PU I²C bus architecture. |
Compared with AT24HC02B-PU, AT24C02D-SSHM-T offers identical functionality but fails automotive thermal qualification, while M95256-DFMN6TP replaces I²C with SPI and removes hardware write protection - making neither a direct replacement, but both viable alternatives depending on interface and qualification constraints.
Availability
AT24HC02B-PU is available at Aetrix Electronics and suitable for engine control units, ADAS sensor modules, body control modules, and transmission control systems requiring stable component supply across automotive production lifecycles.
Supply support for AT24HC02B-PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with global manufacturing and quality certifications including ISO/TS 16949 and AEC-Q200.
The AT24HC02B-PU belongs to Microchip's automotive-qualified AT24HCxxB EEPROM family, designed specifically for reliable nonvolatile data storage in harsh-temperature automotive subsystems with stringent reliability and longevity requirements.
FAQ
What is the memory organization of the AT24HC02B-PU?
The AT24HC02B-PU contains 2-Kbit of EEPROM memory organized as 256 words × 8 bits. It supports random and sequential read modes, and write operations are performed in byte or 16-byte page increments. The memory map uses 9-bit addressing, with A1 and A2 pins selecting the device address on a shared I²C bus. This structure enables efficient storage of small configuration datasets in space-constrained automotive modules.
Does the AT24HC02B-PU support Fast-mode I²C communication?
Yes, the AT24HC02B-PU supports both Standard-mode (100 kHz) and Fast-mode (400 kHz) I²C communication. Its AC characteristics specify tLOW ≥1200 ns and tHIGH ≥600 ns at 400 kHz, with integrated Schmitt triggers and noise filtering ensuring robust signal integrity. This dual-speed capability allows flexible integration with legacy and modern automotive microcontrollers without protocol translation.
Is the AT24HC02B-PU qualified to AEC-Q100 standards?
Yes, the AT24HC02B-PU is qualified to AEC-Q100 Grade 1, with full testing across -40°C to +125°C ambient temperature. It meets requirements for accelerated environmental stress, reliability lifetime, and electrical validation defined in the AEC-Q100 standard - making it suitable for under-hood, powertrain, and safety-critical applications where automotive-grade qualification is mandatory.
How does the Write-Protect (WP) pin function on the AT24HC02B-PU?
On the AT24HC02B-PU, the WP pin provides hardware-level write protection for the upper half (1K) of memory. When WP is driven to VCC, writes to addresses 0x100–0x1FF are inhibited; when WP is at GND, full memory is writable. If left floating, WP is internally pulled down to GND. Microchip recommends hardwiring WP to a known state to prevent spurious writes during voltage transients in automotive power systems.
What package type is used for the AT24HC02B-PU?
The AT24HC02B-PU is packaged in an 8-lead PDIP (Plastic Dual In-line Package) with 0.300" body width and through-hole mounting. It features RoHS-compliant, halide-free, and green packaging per Microchip's environmental policy. This package supports manual assembly, prototyping, and legacy PCB designs where surface-mount alternatives are not feasible.
AT24HC02B-PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24HC02B-PU FAQ
1.How can I place an order for AT24HC02B-PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24HC02B-PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24HC02B-PU reliable?
The price and inventory of AT24HC02B-PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24HC02B-PU is usually 5 days.
3.What payment methods are accepted for AT24HC02B-PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24HC02B-PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24HC02B-PU?
AT24HC02B-PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24HC02B-PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24HC02B-PU?
For technical support, including AT24HC02B-PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24HC02B-PU requirements.
6.How does Aetrix verify that AT24HC02B-PU is sourced from the original manufacturer or authorized distributors?
All AT24HC02B-PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24HC02B-PU meets industry standards.
7.What is the process for return or replacement of AT24HC02B-PU?
All AT24HC02B-PU units undergo pre-shipment inspection (PSI). If there is an issue with AT24HC02B-PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24HC02B-PU part is unused and in its original packaging.
Return procedure for AT24HC02B-PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24HC02B-PU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
