Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT24HC02C-XHM-T

Name: AT24HC02C-XHM-T
Brand: Microchip Technology
SKU: AT24HC02C-XHM-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT24HC02C-XHM-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: AT24HC02C-XHM-T.pdf

Description:: IC EEPROM 2KBIT I2C 1MHZ 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:23,748

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT24HC02C-XHM-T from Microchip Technology is a 2-Kbit I²C-compatible serial EEPROM organized as 256 × 8, operating from 1.7V to 5.5V with industrial temperature range (−40°C to +85°C), 1 MHz Fast Mode Plus support (2.5–5.5V), and hardware write-protection via WP pin - used for nonvolatile parameter storage in embedded controllers, sensor calibration modules, and power management ICs.

For engineers reviewing the AT24HC02C-XHM-T datasheet, AT24HC02C-XHM-T pinout, AT24HC02C-XHM-T application, or AT24HC02C-XHM-T equivalent, key selection considerations include its 8-byte page write capability, 5 ms max self-timed write cycle, ultra-low standby current (6 μA), Schmitt-triggered noise-immune I²C interface, and half-array hardware write protection.

Technical Context

The AT24HC02C-XHM-T implements a two-wire I²C slave interface with open-drain SDA/SCL pins, integrated Schmitt triggers and input filters for robust noise immunity, and a hardware address decoder supporting up to eight devices on one bus via A0–A2 inputs. It uses an internal high-voltage generation circuit for EEPROM programming.

Memory is organized into 32 pages of 8 bytes each, enabling partial page writes. Write operations are internally self-timed (≤5 ms), with automatic ACK polling support and software reset recovery via SCL clocking. The device enters Standby mode after Stop condition or write completion, drawing ≤6 μA at 5.5V.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	2,048 bits (256 × 8), sufficient for storing configuration registers, calibration coefficients, or boot parameters in space-constrained designs.
Interface	I²C-compatible two-wire serial interface with Standard (100 kHz), Fast (400 kHz), and Fast Mode Plus (1 MHz) support - enables interoperability with legacy and high-speed microcontrollers.
Supply Voltage	1.7V to 5.5V operation - supports direct interfacing with 1.8V, 2.5V, 3.3V, and 5V logic domains without level shifters.
Write Endurance	1,000,000 write cycles - ensures long-term reliability in firmware update logging or field-adjustable settings storage.
Data Retention	100 years at 55°C - guarantees persistent storage integrity across product lifetime in industrial environments.
Standby Current	6 μA maximum at 5.5V - minimizes system-level quiescent power in battery-backed or energy-harvesting applications.
Write Protection	Hardware half-array protection via WP pin tied to VCC - prevents accidental overwrites of critical upper 1K-bit memory segment during firmware execution.

Pinout & Package

AT24HC02C-XHM-T is supplied in an 8-lead TSSOP package (3.0 mm × 4.4 mm, 0.65 mm pitch), optimized for automated assembly and high-density PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
A0	Device Address Input	Hardwired to GND or VCC to configure one of eight possible I²C slave addresses; internally pulled down if floating - requires explicit biasing for deterministic multi-device bus operation.
A1	Device Address Input	Second hardware address bit; same pull-down behavior as A0 - enables scalable memory expansion without address conflicts.
A2	Device Address Input	Third hardware address bit; completes 3-bit address encoding (A2–A0) - allows up to eight AT24HC02C-XHM-T devices on a single I²C bus.
GND	Ground Reference	System ground return path for all internal circuitry and I/O - must be low-impedance connection to minimize noise coupling into sensitive EEPROM read/write paths.
SDA	Serial Data Line	Open-drain bidirectional I²C data line requiring external pull-up resistor (≤10 kΩ); transmits/receives command/data/ACK/NACK - shared across multiple slaves on same bus.
SCL	Serial Clock Line	Input-only clock line driven by master; latches input data on rising edge and clocks output data on falling edge - timing-critical for compliance with I²C AC specs (e.g., tLOW ≥ 500 ns in FM+).
WP	Write-Protect Control	Active-high hardware lock for upper 1K-bit memory block; tied to VCC to disable writes to addresses 128–255 - provides fail-safe protection against firmware corruption during power transitions.
VCC	Power Supply	Primary supply rail (1.7–5.5V); powers EEPROM core, interface logic, and charge pump - requires local 0.1 μF decoupling capacitor per Microchip layout guidelines.

Key Features

Feature	Design Value
Fast Mode Plus (1 MHz)	Enables high-throughput configuration loading in real-time systems (e.g., motor control FPGAs), reducing boot latency versus standard 100 kHz I²C.
8-byte Page Write	Allows efficient burst writes of up to 8 bytes within one I²C transaction - cuts firmware overhead and bus occupancy vs. eight separate byte writes.
Schmitt Trigger Inputs	Rejects sub-50 ns noise spikes on SDA/SCL lines - eliminates false Start/Stop detection in electrically noisy industrial enclosures or automotive harnesses.
Ultra-Low Standby Current	6 μA max at 5.5V enables >10-year battery life in coin-cell-powered IoT nodes where EEPROM retains network credentials between wake cycles.
Hardware Write Protection	Dedicated WP pin disables writes to upper half-array (128–255) when asserted - isolates factory-calibrated data from runtime firmware updates.

Applications

Industrial Sensor Calibration	Embedded Controller Configuration
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in factory-programmed modules for pressure or humidity sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 100-year retention and 1M write endurance for field recalibration events. Use Value: Eliminates need for external calibration EEPROM or MCU flash wear-leveling routines - reduces BOM count and firmware complexity.	Use Scenario: Holding boot-time configuration flags, communication protocol settings, and user-defined I/O mappings in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: I²C-configurable memory accessed during MCU initialization to load runtime parameters before main application starts. Use Value: Enables field-upgradable configurations without reflashing MCU firmware - supports rapid deployment of variant-specific control logic.
Power Management IC Settings	Consumer Device Personalization
Use Scenario: Saving undervoltage lockout thresholds, soft-start timing, and fault log history in DC-DC controller modules for telecom power supplies. IC Role / Device Role / Timing Role: Low-power, voltage-scalable storage interfaced directly to PMIC's I²C port - operates reliably across 1.7–5.5V input range. Use Value: Maintains critical safety settings across brownout events and enables post-fault diagnostics without host MCU involvement.	Use Scenario: Storing user preferences (e.g., display brightness, language, audio profiles) in smart home hubs and portable audio devices. IC Role / Device Role / Timing Role: Persistent storage accessible during fast wake-from-sleep sequences - retains state across battery swaps or deep sleep modes. Use Value: Delivers seamless user experience with zero reconfiguration delay; 6 μA standby current extends recharge intervals in USB-C powered devices.

Industrial Sensor Calibration

Embedded Controller Configuration

Use Scenario: Storing temperature-compensation coefficients and sensor offset values in factory-programmed modules for pressure or humidity sensors.

IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 100-year retention and 1M write endurance for field recalibration events.

Use Value: Eliminates need for external calibration EEPROM or MCU flash wear-leveling routines - reduces BOM count and firmware complexity.

Use Scenario: Holding boot-time configuration flags, communication protocol settings, and user-defined I/O mappings in programmable logic controllers (PLCs).

IC Role / Device Role / Timing Role: I²C-configurable memory accessed during MCU initialization to load runtime parameters before main application starts.

Use Value: Enables field-upgradable configurations without reflashing MCU firmware - supports rapid deployment of variant-specific control logic.

Power Management IC Settings

Consumer Device Personalization

Use Scenario: Saving undervoltage lockout thresholds, soft-start timing, and fault log history in DC-DC controller modules for telecom power supplies.

IC Role / Device Role / Timing Role: Low-power, voltage-scalable storage interfaced directly to PMIC's I²C port - operates reliably across 1.7–5.5V input range.

Use Value: Maintains critical safety settings across brownout events and enables post-fault diagnostics without host MCU involvement.

Use Scenario: Storing user preferences (e.g., display brightness, language, audio profiles) in smart home hubs and portable audio devices.

IC Role / Device Role / Timing Role: Persistent storage accessible during fast wake-from-sleep sequences - retains state across battery swaps or deep sleep modes.

Use Value: Delivers seamless user experience with zero reconfiguration delay; 6 μA standby current extends recharge intervals in USB-C powered devices.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C02D-SSHM-T	Same 2-Kbit capacity and I²C interface, but supports 1.7–5.5V and includes enhanced ESD protection (8 kV HBM vs. 4 kV), no WP pin - lacks hardware write protection.	Preferred where full-array writes are acceptable and higher ESD immunity is required (e.g., handheld test equipment).	Select AT24C02D-SSHM-T only if hardware write protection is unnecessary and ESD robustness is prioritized over memory segmentation.
M24C02-RMN6TP	2-Kbit I²C EEPROM from STMicroelectronics; identical 1.7–5.5V range and 8-lead TSSOP package, but rated for −40°C to +105°C and offers 400 kHz max speed (no FM+).	Suitable for extended-temperature automotive body control modules where 1 MHz speed is not required.	Choose M24C02-RMN6TP when operating above +85°C ambient or when sourcing from ST's qualified automotive supply chain is mandatory.

Compared with AT24HC02C-XHM-T, AT24C02D-SSHM-T trades hardware write protection for higher ESD tolerance, while M24C02-RMN6TP extends temperature range at the cost of I²C speed - making AT24HC02C-XHM-T optimal for industrial designs needing both FM+ performance and half-array protection within −40°C to +85°C.

Availability

AT24HC02C-XHM-T is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and power management IC settings requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for AT24HC02C-XHM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified manufacturing and global distribution.

The AT24HC02C-XHM-T belongs to Microchip's AT24HC serial EEPROM product line, designed specifically for low-voltage, low-power, and noise-immune nonvolatile storage in industrial and commercial embedded systems.

FAQ

What is the maximum I²C clock frequency supported by the AT24HC02C-XHM-T?

The AT24HC02C-XHM-T supports up to 1 MHz in Fast Mode Plus (FM+) when VCC is 2.5V to 5.5V, 400 kHz in Fast Mode across 1.7–5.5V, and 100 kHz in Standard Mode across the full 1.7–5.5V range. This multi-speed compatibility ensures interoperability with both legacy and modern microcontrollers without redesigning the I²C bus infrastructure. The AT24HC02C-XHM-T meets all relevant I²C timing specifications including tLOW, tHIGH, and tBUF at each speed grade.

Does the AT24HC02C-XHM-T require external pull-up resistors on SDA and SCL lines?

Yes, the AT24HC02C-XHM-T requires external pull-up resistors on both SDA and SCL lines because it uses open-drain outputs. Microchip specifies maximum values of 10 kΩ for SDA and recommends ≤10 kΩ for SCL, with exact values depending on bus capacitance and target I²C speed (e.g., 1.3 kΩ for 1 MHz FM+). These resistors ensure proper logic high levels and meet rise time requirements defined in the AT24HC02C-XHM-T AC characteristics table.

How does the write-protect (WP) pin function on the AT24HC02C-XHM-T?

The WP pin on the AT24HC02C-XHM-T provides hardware-level protection for the upper half of memory (addresses 128–255). When WP is driven high (to VCC), writes to that 1K-bit segment are inhibited; when WP is low (GND), full-array writes are permitted. Internally, WP is pulled down if left floating, but Microchip strongly recommends hardwiring it to avoid noise-induced protection failures. This feature is implemented entirely in silicon and requires no firmware intervention - the AT24HC02C-XHM-T enforces it autonomously during write cycles.

What is the typical write cycle time for the AT24HC02C-XHM-T, and how is it managed?

The AT24HC02C-XHM-T features a self-timed internal write cycle with a maximum duration of 5 ms, independent of host controller timing. During this period, the device ignores all I²C commands and pulls SDA low to signal busy status. Hosts must use ACK polling - repeatedly sending START + device address until an ACK is received - to detect completion. This mechanism eliminates the need for fixed delays in firmware and ensures reliable writes across varying VCC and temperature conditions. The AT24HC02C-XHM-T guarantees this timing across its full industrial temperature range.

Is the AT24HC02C-XHM-T compatible with standard I²C protocol stacks and drivers?

Yes, the AT24HC02C-XHM-T is fully compliant with the NXP I²C-bus specification, supporting standard Start/Stop conditions, 7-bit addressing with R/W bit, ACK/NACK handshaking, and repeated Start sequences. It requires no proprietary initialization or custom driver code - standard Linux i2c-dev, Arduino Wire, or STM32 HAL_I2C libraries work out-of-the-box. All timing parameters (tSU.STA, tHD.STA, tAA, etc.) are validated per I²C spec, and the AT24HC02C-XHM-T has been verified across hundreds of MCU platforms in production systems.

AT24HC02C-XHM-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 256 x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 550 ns

Voltage - Supply:: 1.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

AT24HC02C-XHM-T FAQ

1.How can I place an order for AT24HC02C-XHM-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT24HC02C-XHM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT24HC02C-XHM-T reliable?

The price and inventory of AT24HC02C-XHM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24HC02C-XHM-T is usually 5 days.

3.What payment methods are accepted for AT24HC02C-XHM-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24HC02C-XHM-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT24HC02C-XHM-T?

AT24HC02C-XHM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT24HC02C-XHM-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT24HC02C-XHM-T?

For technical support, including AT24HC02C-XHM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24HC02C-XHM-T requirements.

6.How does Aetrix verify that AT24HC02C-XHM-T is sourced from the original manufacturer or authorized distributors?

All AT24HC02C-XHM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24HC02C-XHM-T meets industry standards.

7.What is the process for return or replacement of AT24HC02C-XHM-T?

All AT24HC02C-XHM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24HC02C-XHM-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT24HC02C-XHM-T part is unused and in its original packaging.

Return procedure for AT24HC02C-XHM-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…