My Inquiry
My Account
Microchip Technology AT24HC04B-PU
- Part No.:
- AT24HC04B-PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT24HC04B-PU.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,138
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24HC04B-PU from Microchip Technology is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8, operating from 1.8V to 5.5V with industrial temperature range (−40°C to +85°C), 1 MHz Fast Mode Plus support at 4.5–5.5V, and hardware write protection for upper-half memory array. It serves as nonvolatile configuration storage in microcontroller-based systems requiring low-power, noise-immune data retention.
For engineers reviewing the AT24HC04B-PU datasheet, AT24HC04B-PU pinout, AT24HC04B-PU application, or AT24HC04B-PU equivalent, key selection considerations include voltage compatibility (1.8–5.5V), I²C bus speed mode support (Standard/ Fast/ Fast Mode Plus), page write capability (16-byte pages), WP pin hardware protection scope, and PDIP package pinout alignment with SOIC/TSSOP variants.
Technical Context
The AT24HC04B-PU implements a two-wire I²C slave interface with Schmitt-triggered, filtered SDA/SCL inputs for robust noise immunity. Its internal architecture includes a 9-bit address decoder, high-voltage generation circuit for EEPROM programming, and hardware write-protection logic tied to the WP pin state.
It supports three I²C speed modes: 100 kHz (1.8–5.5V), 400 kHz (1.8–5.5V), and 1 MHz Fast Mode Plus (4.5–5.5V). Write operations use self-timed internal cycles (≤5 ms), and standby current is specified down to 0.6 μA at 1.8V - enabling battery-backed or energy-constrained deployments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8) - sufficient for firmware calibration tables, device IDs, or small configuration sets in space-constrained designs |
| Supply voltage | 1.8V to 5.5V - interoperable with 1.8V logic families and legacy 5V systems without level shifting |
| I²C speed modes | 100 kHz / 400 kHz / 1 MHz FM+ - enables flexible timing budget allocation across system clock domains |
| Write endurance | 1,000,000 cycles - supports frequent parameter updates in industrial logging or adaptive control applications |
| Data retention | 100 years at 55°C - ensures long-term reliability in unattended or sealed equipment |
| Standby current | 0.6 μA min at 1.8V - extends battery life in always-on sensor nodes or backup power scenarios |
| Page write size | 16 bytes - balances write efficiency and atomicity; partial page writes permitted for fine-grained updates |
| WP protection scope | Upper half (2K) array only - allows independent locking of critical parameters while permitting runtime update of user data |
Pinout & Package
AT24HC04B-PU is supplied in an 8-lead PDIP (Plastic Dual In-line Package) with 0.3-inch body width and through-hole mounting. Pin 1 is NC (No Connect); pins A1 and A2 provide hardware device addressing; SDA and SCL implement open-drain bidirectional I²C communication; WP enables hardware write protection; VCC and GND supply power.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No Connect | Unused terminal; must remain unconnected per datasheet - no internal function or pull-up/down |
| A1 | Hardware Address Input | Configures LSB of device address; hardwired to GND/VCC to select one of four possible I²C addresses on shared bus |
| A2 | Hardware Address Input | Configures MSB of device address; used with A1 to enable up to four AT24HC04B-PU devices on same I²C bus |
| GND | Ground Reference | System ground return path; required for stable operation and noise rejection of internal analog circuits |
| SDA | Serial Data Line | Open-drain bidirectional I²C data line; requires external pull-up resistor (≤10 kΩ) and supports wire-OR with other slaves |
| SCL | Serial Clock Line | Input-only I²C clock line; must be pulled high externally; rising edge latches input, falling edge outputs data |
| WP | Write-Protect Control | Active-high signal: tied to VCC locks upper 2K bits; tied to GND enables full-array writes; floating defaults to GND |
| VCC | Power Supply | 1.8–5.5V core supply; slew rate ≤0.1 V/µs required during power-up to ensure reliable POR behavior |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-triggered, filtered inputs | Enables reliable I²C operation in electrically noisy environments (e.g., motor drives, industrial PLCs) without external RC filtering |
| 16-byte page write with partial write support | Reduces firmware overhead by allowing sub-page updates - avoids full-page erase/write cycles in dynamic configuration storage |
| Hardware write protection for upper half array | Prevents accidental overwrite of factory-calibrated or security-critical data while permitting runtime updates to user-configurable fields |
| Ultra-low standby current (0.6 μA @ 1.8V) | Supports multi-year battery operation in IoT endpoint devices where EEPROM remains powered but inactive between wake events |
| Green RoHS-compliant packaging | Meets global environmental compliance requirements (lead-free, halide-free) for industrial and consumer product certifications |
Applications
| Industrial Sensor Calibration | Smart Meter Firmware Storage |
|---|---|
Use Scenario: Storing temperature/pressure offset coefficients and linearization tables in field-deployed sensors exposed to thermal cycling. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 100-year data retention at 55°C and immunity to brown-out corruption during intermittent power. Use Value: Eliminates need for external calibration EEPROM reprogramming during field service; maintains accuracy across product lifetime without recalibration. | Use Scenario: Holding tariff schedules, metering constants, and cryptographic keys in utility-grade electricity meters with tamper-resistant firmware updates. IC Role / Device Role / Timing Role: Secure, write-protected storage for critical operational parameters; WP pin prevents unauthorized modification of billing-related data. Use Value: Enables regulatory-compliant secure boot and field-upgrade workflows while isolating immutable calibration data from volatile runtime variables. |
| Embedded Controller Boot Configuration | Medical Device Parameter Archiving |
Use Scenario: Saving last-known operating state (fan speed, display brightness, network settings) across cold resets in HVAC controllers. IC Role / Device Role / Timing Role: Low-voltage (1.8V) serial configuration store interfaced directly to MCU GPIOs without level shifters. Use Value: Reduces BOM count and PCB area versus parallel EEPROM; supports seamless resume-after-power-loss functionality. | Use Scenario: Recording device usage logs, calibration history, and patient-specific therapy parameters in portable diagnostic equipment. IC Role / Device Role / Timing Role: High-reliability data logger with 1M write-cycle endurance and deterministic ≤5 ms write latency for time-stamped event capture. Use Value: Meets IEC 62304 software lifecycle requirements for Class C medical devices by ensuring traceable, durable parameter persistence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4-Kbit capacity, I²C interface, and 1.7–5.5V range; uses SOIC-8 package and supports 1 MHz FM+ only above 2.5V (not 4.5V minimum) | Lacks dedicated WP pin - write protection implemented via software lock bits only | Choose when board space constraints favor SOIC-8 and hardware WP is not required for safety-critical partitioning |
| BR24G04FJ-WE2 | 4-Kbit I²C EEPROM with identical PDIP-8 footprint; rated for −40°C to +105°C; supports 1 MHz FM+ at 1.7–5.5V | Includes built-in error correction (ECC) and enhanced write-cycle endurance (3M cycles) | Prefer for extended temperature operation or mission-critical applications demanding higher data integrity and longevity |
Compared with AT24HC04B-PU, AT24C04D-SSHM-T offers smaller SOIC packaging but removes hardware write protection, while BR24G04FJ-WE2 extends temperature range and adds ECC - making it suitable for automotive or harsh-environment deployments where AT24HC04B-PU's industrial rating may be insufficient.
Availability
AT24HC04B-PU is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter firmware storage, and embedded controller boot configuration requiring stable component supply, long-lifecycle availability, and RoHS-compliant through-hole assembly.
Supply support for AT24HC04B-PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified quality systems and global manufacturing.
The AT24HC04B-PU belongs to Microchip's AT24HC serial EEPROM product line, designed specifically for low-voltage, noise-resilient nonvolatile storage in industrial and commercial systems where reliability, wide VCC range, and I²C protocol compatibility are essential.
FAQ
What is the maximum I²C clock frequency supported by the AT24HC04B-PU?
The AT24HC04B-PU supports 100 kHz Standard mode (1.8–5.5V), 400 kHz Fast mode (1.8–5.5V), and 1 MHz Fast Mode Plus (FM+) - but FM+ operation requires VCC ≥ 4.5V. This triple-mode flexibility allows integration into both legacy and high-speed I²C systems without redesign. The AT24HC04B-PU's AC timing specifications are fully characterized per Table 4-3 in DS20006150A.
Does the AT24HC04B-PU require external pull-up resistors on SDA and SCL lines?
Yes, the AT24HC04B-PU requires external pull-up resistors on both SDA and SCL lines because its SDA pin is open-drain and SCL is input-only. Microchip specifies maximum values of 10 kΩ for SDA and recommends ≤10 kΩ for SCL. Pull-up values depend on bus capacitance and target I²C speed - e.g., 4 kΩ for 400 kHz, 1.3 kΩ for 1 MHz FM+. The AT24HC04B-PU's internal Schmitt triggers tolerate slow rise times, easing design margin.
How does the Write-Protect (WP) pin function on the AT24HC04B-PU?
When the WP pin is driven high (to VCC), the AT24HC04B-PU hardware inhibits all write operations to the upper half (2K) of its memory array - protecting calibration data or firmware constants. When WP is low (GND), full-array writes are enabled. If left floating, WP defaults to GND via internal pull-down. The AT24HC04B-PU's WP logic is purely hardware-based and active regardless of I²C command state.
What is the write cycle time specification for the AT24HC04B-PU?
The AT24HC04B-PU guarantees a maximum write cycle time of 5 ms for both byte and page writes, as confirmed in Table 4-3 (tWR) of the official datasheet DS20006150A. This self-timed internal cycle eliminates the need for polling delay loops in host firmware - though acknowledge polling remains optional for precise completion detection. The AT24HC04B-PU's write latency is deterministic and voltage-independent across its 1.8–5.5V operating range.
Is the AT24HC04B-PU compatible with standard I²C protocol implementations?
Yes, the AT24HC04B-PU is fully compliant with the NXP I²C-bus specification, supporting standard Start/Stop conditions, 9-bit ACK/NACK handshaking, and 7-bit slave addressing with R/W bit. It implements bidirectional data transfer, current-address read, random read, and sequential read modes - all verified against I²C timing requirements in Figure 4-1 and Table 4-3. The AT24HC04B-PU requires no special protocol extensions or vendor-specific drivers.
AT24HC04B-PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT24HC04B-PU FAQ
1.How can I place an order for AT24HC04B-PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24HC04B-PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24HC04B-PU reliable?
The price and inventory of AT24HC04B-PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24HC04B-PU is usually 5 days.
3.What payment methods are accepted for AT24HC04B-PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24HC04B-PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24HC04B-PU?
AT24HC04B-PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24HC04B-PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24HC04B-PU?
For technical support, including AT24HC04B-PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24HC04B-PU requirements.
6.How does Aetrix verify that AT24HC04B-PU is sourced from the original manufacturer or authorized distributors?
All AT24HC04B-PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24HC04B-PU meets industry standards.
7.What is the process for return or replacement of AT24HC04B-PU?
All AT24HC04B-PU units undergo pre-shipment inspection (PSI). If there is an issue with AT24HC04B-PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24HC04B-PU part is unused and in its original packaging.
Return procedure for AT24HC04B-PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24HC04B-PU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
