Microchip Technology AT24HC04B-TH-B
- Part No.:
- AT24HC04B-TH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24HC04B-TH-B.pdf
- Description:
- IC EEPROM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,303
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24HC04B-TH-B from Microchip Technology is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating from 1.8V to 5.5V with industrial temperature range (–40°C to +85°C), 1 MHz Fast Mode Plus support at 4.5–5.5V, and hardware write protection for upper-half memory array. It serves as nonvolatile configuration storage in microcontroller-based systems requiring low-power, noise-immune bus interfacing.
For engineers reviewing the AT24HC04B-TH-B datasheet, AT24HC04B-TH-B pinout, AT24HC04B-TH-B application, or AT24HC04B-TH-B equivalent, key selection criteria include I²C bus speed compatibility (100/400 kHz standard/fast mode, 1 MHz FM+), ultra-low standby current (≤18 μA), 5 ms max self-timed write cycle, and hardware WP pin behavior for partial-array protection.
Technical Context
The AT24HC04B-TH-B implements a two-wire I²C slave interface with Schmitt-triggered, filtered SDA/SCL inputs for robust noise immunity. Its internal architecture includes a 9-bit address decoder, hardware address pins A1/A2 enabling up to four devices on one bus, and a dedicated WP pin that disables writes to the upper 2K-bit half-array when driven high.
It supports byte and 16-byte page write modes with acknowledge polling, random/sequential read operations, and automatic power-on reset (POR) with tPUP = 100 µs. The device uses an internal high-voltage generation circuit for EEPROM programming and features built-in spike suppression filters on both bus lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8), directly usable for firmware parameter storage or calibration data without external address latching |
| Supply voltage | 1.8V to 5.5V - enables direct integration with 1.8V logic, 3.3V MCU peripherals, and 5V legacy systems |
| I²C speed modes | 100 kHz (std), 400 kHz (fast), 1 MHz (FM+) - FM+ requires ≥4.5V VCC and enables faster configuration loading |
| Write endurance | 1,000,000 cycles - supports frequent runtime updates such as sensor offset logging or event counters |
| Data retention | 100 years at 55°C - ensures long-term reliability in industrial deployments without periodic refresh |
| Standby current | Max 18 μA at 5.0V - minimizes battery drain in always-on IoT edge nodes and portable instrumentation |
| Write cycle time | ≤5 ms self-timed - eliminates need for external timing control or busy-wait polling beyond ACK polling |
Pinout & Package
AT24HC04B-TH-B is supplied in an 8-lead TSSOP package (TH suffix), measuring 4.4 mm × 3.0 mm × 1.2 mm, RoHS-compliant and halide-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| NC | No-connect | Internally unconnected; must be left floating or tied to GND - no electrical function or routing required |
| A1, A2 | Hardware device address inputs | Set slave address bits (A2,A1); floating defaults to GND (00), enabling up to four devices on same I²C bus |
| GND | Ground reference | System return path for VCC and all I/O; must be low-impedance connection to minimize noise coupling |
| SDA | Serial data bidirectional line | Open-drain I/O requiring external pull-up (≤10 kΩ); shares bus with other I²C slaves via wire-OR logic |
| SCL | Serial clock input | Master-generated clock; rising edge latches input, falling edge clocks out data - must be pulled high externally |
| WP | Write-protect control | Drives high → locks upper 2K-bit half-array; drives low → full write access; floating defaults to GND (enabled) |
| VCC | Power supply | 1.8–5.5V operation; slew rate ≤0.1 V/µs required during power-up to ensure reliable POR activation |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte page write with partial writes | Enables efficient burst writes of configuration blocks without overwriting adjacent bytes - reduces bus traffic vs. byte-by-byte |
| Schmitt-triggered, filtered SDA/SCL inputs | Rejects >40 ns noise spikes and stabilizes logic thresholds across voltage/temp - eliminates external RC filtering |
| Hardware write protection (WP pin) | Prevents accidental corruption of critical upper-half data (e.g., factory calibration) without software overhead or fuse blowing |
| Ultra-low active current (≤3 mA) | Permits continuous I²C monitoring in low-power sleep states - supports wake-on-write scenarios in battery-powered systems |
| Internal power-on reset (POR) | Guarantees known initial state after power ramp; requires ≥100 µs delay before first command - simplifies host initialization |
Applications
| Industrial Sensor Node | Medical Diagnostic Device |
|---|---|
|
Use Scenario: Storing calibrated sensor offsets, linearization coefficients, and usage logs in a battery-powered environmental monitor deployed outdoors for 10+ years. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 100-year data retention and <18 μA standby draw to extend battery life. Use Value: Eliminates need for supercapacitor backup or external FRAM, reducing BOM cost and board area while meeting IEC 60601-1 long-term reliability requirements. |
Use Scenario: Holding patient-specific calibration profiles and diagnostic history in a handheld ultrasound probe used across multiple clinical shifts. IC Role / Device Role / Timing Role: I²C-configurable EEPROM interfacing directly with ARM Cortex-M4 host MCU at 400 kHz for rapid profile load/save. Use Value: Hardware WP pin prevents overwrite of factory-calibrated transducer parameters during field updates, ensuring diagnostic accuracy compliance. |
| Smart Energy Meter | Automotive Body Control Module |
|
Use Scenario: Recording tamper events, billing cycle data, and tariff tables in a DIN-rail mounted meter operating continuously at 85°C ambient. IC Role / Device Role / Timing Role: Industrial-temp EEPROM supporting 1.8–5.5V VCC to interface with both 3.3V metrology ASIC and 5V display controller. Use Value: 1M write cycles withstand daily tariff switching and event logging; 5 ms write time enables fast response to power-loss interrupts. |
Use Scenario: Storing seat position memory, mirror presets, and door lock configurations in a BCM exposed to automotive thermal cycling (–40°C to +85°C). IC Role / Device Role / Timing Role: Robust I²C slave with Schmitt-triggered inputs tolerating CAN/LIN bus noise coupling on shared PCB ground planes. Use Value: Filtered SDA/SCL inputs prevent spurious writes during ESD transients; green RoHS/TSSOP package meets automotive AEC-Q200 stress test alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | Same 4-Kbit capacity, but supports 1 MHz FM+ down to 1.7V; uses SOIC-8 (SS) instead of TSSOP-8 (TH); no NC pin - A1/A2 pins relocated | Preferred for space-constrained designs needing wider low-voltage FM+ support; not pin-compatible due to pinout shift and missing NC | Select when 1.7–1.8V FM+ operation is required and PCB layout allows SOIC footprint change. |
| M24C04-RMN6TP | 4-Kbit I²C EEPROM from STMicroelectronics; supports 1 MHz FM+ at 1.8–5.5V; identical TSSOP-8 package; no NC pin; WP functionality implemented differently (active-high vs. AT24HC04B's active-high with internal pull-down) | Drop-in replacement only if WP logic is revalidated; same footprint but different pin mapping (A1/A2 on pins 2/3 vs. AT24HC04B's pins 2/3; SDA/SCL swapped) | Use only after verifying WP behavior and updating I²C address decoding - not a mechanical or electrical drop-in. |
Compared with AT24HC04B-TH-B, AT24C04D-SSHM-T extends FM+ usability to lower voltages but requires package redesign, while M24C04-RMN6TP offers identical packaging but demands pinout and WP logic validation - neither is pin-compatible without layout or firmware changes.
Availability
AT24HC04B-TH-B is available at Aetrix Electronics and suitable for industrial sensor nodes, medical diagnostic devices, smart energy meters, automotive body control modules, and portable instrumentation requiring stable component supply across extended temperature and voltage ranges.
Supply support for AT24HC04B-TH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The AT24HC04B-TH-B belongs to Microchip's AT24HC serial EEPROM product line, designed specifically for low-voltage, noise-resilient I²C-based nonvolatile storage in industrial, medical, and automotive applications where reliability and long-term data integrity are critical.
FAQ
What is the maximum I²C clock frequency supported by the AT24HC04B-TH-B?
The AT24HC04B-TH-B supports 100 kHz in Standard Mode (1.8–5.5V), 400 kHz in Fast Mode (1.8–5.5V), and 1 MHz in Fast Mode Plus (FM+) - but FM+ operation is only guaranteed at VCC = 4.5V to 5.5V per DS20006150A-page 10. Exceeding 1 MHz or operating FM+ below 4.5V may result in timing violations or communication failure. The AT24HC04B-TH-B does not support High-Speed Mode (3.4 MHz).
How does the Write-Protect (WP) pin function on the AT24HC04B-TH-B?
When the WP pin of the AT24HC04B-TH-B is driven high (≥0.7×VCC), writes to the upper half of the memory array (addresses 0x200–0x3FF) are inhibited; writes to the lower half (0x000–0x1FF) remain enabled. When WP is low (≤0.3×VCC) or floating (internally pulled down), full write access is granted. Microchip recommends hardwiring WP to a defined state - floating operation risks noise-induced protection glitches.
Is the AT24HC04B-TH-B pin-compatible with the AT24C04 series?
No, the AT24HC04B-TH-B is not pin-compatible with standard AT24C04 variants. While both are 8-pin TSSOP EEPROMs, the AT24HC04B-TH-B includes an NC pin (Pin 1), whereas AT24C04 devices use Pin 1 for A0. This difference alters the pin mapping for A1/A2 and invalidates direct PCB substitution. Firmware addressing may also differ due to internal address decoding variations between HC and C families.
What is the minimum VCC slew rate required during power-up for reliable operation of the AT24HC04B-TH-B?
The AT24HC04B-TH-B requires a VCC slew rate no faster than 0.1 V/µs during power-up to ensure proper Power-on Reset (POR) activation, as specified in DS20006150A-page 12. Faster ramp rates may cause the device to miss the VPOR threshold (1.5V), resulting in undefined behavior or failure to enter Standby mode. After VCC stabilizes, the host must wait ≥100 µs (tPUP) before issuing the first I²C command.
Does the AT24HC04B-TH-B support page write operations, and what is the page size?
Yes, the AT24HC04B-TH-B supports 16-byte page write mode, with internal memory organized into 32 pages of 16 bytes each. Partial page writes are allowed - for example, writing 5 bytes starting at address 0x0003 will update addresses 0x0003–0x0007 without affecting 0x0000–0x0002 or 0x0008–0x000F. Page boundaries align to 16-byte intervals (e.g., 0x0000–0x000F, 0x0010–0x001F), and crossing a boundary initiates a new page write cycle.
AT24HC04B-TH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24HC04B-TH-B FAQ
1.How can I place an order for AT24HC04B-TH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24HC04B-TH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24HC04B-TH-B reliable?
The price and inventory of AT24HC04B-TH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24HC04B-TH-B is usually 5 days.
3.What payment methods are accepted for AT24HC04B-TH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24HC04B-TH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24HC04B-TH-B?
AT24HC04B-TH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24HC04B-TH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24HC04B-TH-B?
For technical support, including AT24HC04B-TH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24HC04B-TH-B requirements.
6.How does Aetrix verify that AT24HC04B-TH-B is sourced from the original manufacturer or authorized distributors?
All AT24HC04B-TH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24HC04B-TH-B meets industry standards.
7.What is the process for return or replacement of AT24HC04B-TH-B?
All AT24HC04B-TH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24HC04B-TH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24HC04B-TH-B part is unused and in its original packaging.
Return procedure for AT24HC04B-TH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24HC04B-TH-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
