My Inquiry
My Account
Microchip Technology AT24MAC602-SSHM-B
- Part No.:
- AT24MAC602-SSHM-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT24MAC602-SSHM-B.pdf
- Description:
- IC EEPROM 2KBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,308
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24MAC602-SSHM-B from Microchip Technology (formerly Atmel) is a 2-Kbit I²C-compatible serial EEPROM with factory-programmed, permanently locked EUI-64™ address and guaranteed unique 128-bit serial number. It operates from 1.7V to 5.5V, supports 1 MHz I²C at 2.5V/5.0V, features hardware write protection via WP pin, and delivers 1,000,000 write cycles with 100-year data retention. It is used in networked embedded systems requiring globally unique device identity and secure, low-voltage nonvolatile storage.
For engineers reviewing the AT24MAC602-SSHM-B datasheet, AT24MAC602-SSHM-B pinout, AT24MAC602-SSHM-B application, or AT24MAC602-SSHM-B equivalent, key selection considerations include EUI-64 address format compatibility, dual-layer write protection (hardware WP + reversible/ permanent software), extended memory block access protocol, and SOIC-8 package mechanical fit for industrial PCB layouts.
Technical Context
The AT24MAC602-SSHM-B implements a dedicated I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain SDA output. Its memory architecture separates the standard 256 × 8-bit array (00h–FFh) from an extended read-only block containing the 64-bit EUI address (98h–9Fh) and 128-bit serial number (80h–8Fh), both factory-programmed and permanently write-protected.
Write protection is implemented at three levels: hardware (WP pin → full-array lock), reversible software (RSWP register → first-half lock), and permanent software (PSWP register → irreversible first-half lock). Device addressing uses two distinct 8-bit prefixes: '1010' for standard EEPROM access and '1011' for extended memory reads, with A2/A1/A0 pins enabling up to eight devices on one bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as 16 pages of 16 bytes each - enables efficient page-write operations without external buffering. |
| I²C Speed | Up to 1 MHz at VCC ≥ 2.5V - supports high-throughput configuration storage in real-time systems. |
| Supply Voltage | 1.7V to 5.5V - ensures interoperability with 1.8V, 3.3V, and 5V microcontrollers and power domains. |
| EUI Address | Factory-programmed, read-only 64-bit EUI-64 - provides IEEE-compliant node identity without host-side address generation logic. |
| Serial Number | Guaranteed unique 128-bit factory serial number - enables cryptographic binding, anti-cloning, and traceability across Atmel/Microchip EEPROM families. |
| Endurance & Retention | 1,000,000 write cycles / 100 years data retention - meets long-life requirements for industrial control and infrastructure equipment. |
| Write Protection | Hardware (WP pin), reversible software (RSWP), and permanent software (PSWP) - allows flexible, layered security for boot code, calibration data, and MAC address storage. |
Pinout & Package
AT24MAC602-SSHM-B is supplied in an 8-lead JEDEC-standard SOIC package (SOIC-8, 150 mil width), with gull-wing leads and RoHS-compliant green finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Device Address Inputs | Hard-wired binary inputs that set the 3 LSBs of the I²C device address ('1010xxxR/W'); enable up to eight devices on one bus. |
| SDA | Serial Data I/O | Open-drain bidirectional line for I²C data transfer; requires external pull-up; supports wire-OR with other I²C slaves. |
| SCL | Serial Clock Input | Positive-edge clock input for data latching; negative-edge for data sampling; filtered and Schmitt-triggered for noise immunity. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC → full-array write inhibit; tied to GND/floating → enables software-controlled protection modes. |
| GND | Ground Reference | Primary return path for VCC and all I/O signals; must be low-impedance for stable I²C signaling and ESD robustness. |
| VCC | Power Supply | Single supply input (1.7–5.5V); powers internal high-voltage pump for EEPROM writes and logic circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| EUI-64™ Address Storage | 64-bit IEEE-compliant address stored in dedicated read-only memory (98h–9Fh), eliminating need for external MAC address programming or host-side EUI-48-to-EUI-64 conversion. |
| 128-bit Unique Serial Number | Factory-programmed, globally unique identifier shared across AT24CS/AT93CS/AT25S families - enables unified device authentication and lifecycle tracking. |
| Dual Write Protection Architecture | Combines hardware (WP pin) and software (RSWP/PSWP registers) to protect critical data zones independently - e.g., lock EUI/serial number while allowing field-updatable parameters. |
| Extended Memory Access Protocol | Uses '1011' device address prefix to access EUI and serial number blocks - prevents accidental overwrite and simplifies host driver implementation. |
| Low-Voltage Operation | Full functionality down to 1.7V VCC - supports battery-backed and energy-harvesting applications where supply voltage may dip below 2.0V. |
Applications
| Network Interface Card (NIC) | Industrial IoT Gateway |
|---|---|
Use Scenario: Storing MAC address, firmware version, and hardware revision in Ethernet/Wi-Fi modules. IC Role / Device Role / Timing Role: Nonvolatile identity storage IC providing IEEE-compliant EUI-64 address and tamper-resistant serial number during system boot and network enumeration. Use Value: Eliminates external MAC programming step and guarantees uniqueness across production batches without host CPU involvement. | Use Scenario: Securing device identity and calibration data in edge gateways deployed in remote monitoring systems. IC Role / Device Role / Timing Role: Trusted identity anchor storing immutable EUI-64 and cryptographically bound serial number for TLS certificate provisioning and OTA update validation. Use Value: Enables zero-touch onboarding by providing verifiable, factory-assigned identifiers required for PKI-based device attestation. |
| Medical Diagnostic Equipment | Smart Energy Meter |
Use Scenario: Recording device serial number, calibration coefficients, and regulatory compliance flags in FDA-cleared instruments. IC Role / Device Role / Timing Role: Secure configuration storage IC with permanent write protection for audit-trail-critical parameters and EUI-64 for networked telemetry reporting. Use Value: Meets IEC 62304 traceability requirements by anchoring immutable identifiers and calibration data in factory-locked memory. | Use Scenario: Storing meter ID, tariff tables, and firmware signature keys in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-evident identity and configuration storage IC supporting hardware-enforced write protection for regulatory data fields. Use Value: Ensures meter ID persistence and prevents unauthorized modification of billing-critical parameters via dual-layer (WP + PSWP) protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with EUI/serial number applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24MAC402-SSHM-B | Provides EUI-48 (48-bit) address instead of EUI-64; otherwise identical pinout, memory size, and protection features. | Suitable for legacy IPv4/IEEE 802.3 systems requiring only 48-bit MAC addresses; lacks native EUI-64 support. | Select when EUI-48 suffices and cost sensitivity favors smaller die size; verify host firmware handles EUI-48-to-EUI-64 encapsulation if needed. |
| M95M02-DRMN6TP/K | 2-Mbit SPI EEPROM (not I²C); no factory-programmed EUI or serial number; supports 5MHz SPI but lacks identity features. | Used where high-density storage is prioritized over device identity; requires host-managed MAC assignment and serial number generation. | Select only if I²C interface is not required and identity management is handled externally; not a functional substitute for EUI/serial number use cases. |
Compared with AT24MAC402-SSHM-B and M95M02-DRMN6TP/K, the AT24MAC602-SSHM-B uniquely delivers factory-locked EUI-64 and 128-bit serial number in an I²C package - enabling plug-and-play network identity without host-side logic or external programming, unlike the EUI-48-limited AT24MAC402 or identity-free SPI alternative.
Availability
AT24MAC602-SSHM-B is available at Aetrix Electronics and suitable for industrial IoT gateways, medical diagnostic equipment, smart energy meters, and network interface cards requiring stable component supply and long-term lifecycle support.
Supply support for AT24MAC602-SSHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with deep expertise in secure identity and nonvolatile storage.
The AT24MAC602-SSHM-B belongs to Microchip's MAC Serial EEPROM family, designed specifically to simplify device identity management in networked embedded systems by integrating factory-programmed, IEEE-compliant EUI addresses and unique serial numbers into standard EEPROM functionality.
FAQ
What is the primary function of the AT24MAC602-SSHM-B in a system design?
The AT24MAC602-SSHM-B serves as a secure, factory-programmed identity and configuration storage IC. It provides a globally unique EUI-64 address and 128-bit serial number in a 2-Kbit I²C EEPROM, enabling plug-and-play network identification and tamper-resistant parameter storage without host-side address generation or external programming steps. The AT24MAC602-SSHM-B is commonly used in NICs, gateways, and medical devices where IEEE-compliant node identity is mandatory.
How does the AT24MAC602-SSHM-B differ from the AT24MAC402-SSHM-B?
The AT24MAC602-SSHM-B contains a factory-programmed 64-bit EUI-64 address, while the AT24MAC402-SSHM-B contains a 48-bit EUI-48 address. Both share identical pinout, memory size, I²C interface, and write protection features. The AT24MAC602-SSHM-B eliminates the need for host-side EUI-48-to-EUI-64 conversion and supports native IPv6 and modern networking standards requiring full 64-bit identifiers. The AT24MAC602-SSHM-B is the preferred choice for new designs targeting EUI-64 compliance.
Can the EUI-64 address or 128-bit serial number in the AT24MAC602-SSHM-B be modified after shipment?
No. The EUI-64 address and 128-bit serial number in the AT24MAC602-SSHM-B are factory-programmed into a dedicated extended memory block and permanently locked at wafer test. These values are read-only and cannot be altered, erased, or rewritten by any command sequence, voltage condition, or physical means. This immutability ensures guaranteed uniqueness and cryptographic binding - a core design requirement met by the AT24MAC602-SSHM-B.
What are the valid operating voltage and temperature ranges for the AT24MAC602-SSHM-B?
AT24MAC602-SSHM-B operates across a supply voltage range of 1.7V to 5.5V and a commercial temperature range of −40°C to +85°C. Its I²C interface supports 400 kHz at 1.7V and up to 1 MHz at 2.5V or 5.0V. The device is rated for storage between −65°C and +150°C and has absolute maximum ratings including 7.0V on any pin and 6.25V maximum operating voltage. These specifications make the AT24MAC602-SSHM-B suitable for wide-input industrial and automotive-adjacent applications.
How does hardware write protection work on the AT24MAC602-SSHM-B?
Hardware write protection on the AT24MAC602-SSHM-B is controlled by the WP (Write Protect) pin: when tied to VCC, all write operations to the entire 2-Kbit memory array are inhibited, though read operations remain fully functional. When WP is tied to GND or left floating, software-based protection (RSWP or PSWP) governs write access. The AT24MAC602-SSHM-B requires explicit WP pin connection to a known state - Microchip recommends a ≤10 kΩ pull-up resistor to VCC for default protection - ensuring robustness against noise-induced writes during power transitions.
AT24MAC602-SSHM-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT24MAC602-SSHM-B FAQ
1.How can I place an order for AT24MAC602-SSHM-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24MAC602-SSHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24MAC602-SSHM-B reliable?
The price and inventory of AT24MAC602-SSHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24MAC602-SSHM-B is usually 5 days.
3.What payment methods are accepted for AT24MAC602-SSHM-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24MAC602-SSHM-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24MAC602-SSHM-B?
AT24MAC602-SSHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24MAC602-SSHM-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24MAC602-SSHM-B?
For technical support, including AT24MAC602-SSHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24MAC602-SSHM-B requirements.
6.How does Aetrix verify that AT24MAC602-SSHM-B is sourced from the original manufacturer or authorized distributors?
All AT24MAC602-SSHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24MAC602-SSHM-B meets industry standards.
7.What is the process for return or replacement of AT24MAC602-SSHM-B?
All AT24MAC602-SSHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24MAC602-SSHM-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24MAC602-SSHM-B part is unused and in its original packaging.
Return procedure for AT24MAC602-SSHM-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24MAC602-SSHM-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
