My Inquiry
My Account
Microchip Technology AT24MAC602-XHM-B
- Part No.:
- AT24MAC602-XHM-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24MAC602-XHM-B.pdf
- Description:
- IC EEPROM 2KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24MAC602-XHM-B from Microchip Technology (formerly Atmel) is a 2-Kbit I²C-compatible serial EEPROM with factory-programmed, permanently locked EUI-64™ address and guaranteed unique 128-bit serial number. It operates from 1.7V to 5.5V, supports 1 MHz I²C at 2.5V/5.0V, features hardware write protection via WP pin, and delivers 1,000,000 write cycles with 100-year data retention - deployed in networked embedded systems requiring globally unique device identity.
For engineers reviewing the AT24MAC602-XHM-B datasheet, AT24MAC602-XHM-B pinout, AT24MAC602-XHM-B application, or AT24MAC602-XHM-B equivalent, key selection considerations include EUI-64 read protocol compatibility, dual-layer write protection (hardware WP + reversible software lock), extended memory block addressing (0x98–0x9F for EUI-64, 0x80–0x8F for serial number), and SOIC-8 package footprint constraints.
Technical Context
The AT24MAC602-XHM-B implements a dedicated I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain SDA output. Its memory architecture separates standard 256 × 8-bit EEPROM (0x00–0xFF) from an isolated extended memory block containing read-only EUI-64 (8 bytes at 0x98–0x9F) and 128-bit serial number (16 bytes at 0x80–0x8F).
Write protection is implemented across three independent mechanisms: hardware-level inhibition via WP pin (full-array lock when pulled high), permanent software lock (irreversible first-half protection), and reversible software lock (first-half protection toggleable via 0x62h/0x66h control byte). All protection states are validated during device address acknowledgment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as 16 pages of 16 bytes - enables efficient page-write optimization in firmware updates. |
| I²C Speed | Up to 1 MHz at VCC ≥ 2.5V; 400 kHz minimum at 1.7V - ensures interoperability with legacy and high-speed microcontrollers. |
| EUI Address | Factory-programmed, read-only 64-bit EUI stored at 0x98–0x9F - provides IEEE-compliant MAC address without host-side bit manipulation. |
| Serial Number | Guaranteed unique 128-bit value stored at 0x80–0x8F - enables secure device binding and anti-cloning in IoT endpoints. |
| Write Endurance | 1,000,000 cycles per memory location - supports frequent calibration or logging use cases over product lifetime. |
| Data Retention | 100 years at +25°C - meets long-term reliability requirements for industrial infrastructure and medical devices. |
| Supply Range | 1.7V to 5.5V - allows direct integration into mixed-voltage systems (e.g., 1.8V logic + 3.3V power rails). |
Pinout & Package
AT24MAC602-XHM-B is packaged in an 8-lead JEDEC SOIC (Small Outline Integrated Circuit) with 1.27 mm pitch. Pin 1 is marked by a beveled corner or dot; orientation follows standard SOIC top-view labeling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Device Address Inputs | Hard-wired pins defining I²C slave address (bits A2–A0); enable up to eight devices on same bus (base address 0xA0–0xA7). |
| SDA | Serial Data I/O | Open-drain bidirectional line - requires external pull-up; supports wire-OR with other I²C peripherals. |
| SCL | Serial Clock Input | Positive-edge clock input - synchronizes all data transfers; filtered for robustness in noisy environments. |
| WP | Hardware Write Protect | Pull-high to VCC disables all writes (read-only mode); pull-low or float enables full read/write access. |
| GND | Ground Reference | Primary return path for VCC and signal currents - must be low-impedance for stable I²C timing. |
| VCC | Power Supply | 1.7–5.5V supply input - powers internal charge pump for EEPROM programming; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| EUI-64™ Address | Factory-programmed, permanently locked 64-bit IEEE identifier stored outside main array - eliminates need for host-side EUI-48-to-EUI-64 conversion logic. |
| 128-bit Serial Number | Unique per-device value guaranteed across AT24CS/AT93CS/AT25S families - enables cryptographic binding and supply-chain traceability. |
| Dual Write Protection | Independent hardware (WP pin) and software (reversible/irreversible registers) layers - allows flexible security partitioning (e.g., lock firmware params while leaving logs writable). |
| Page Write Mode | 16-byte atomic writes with auto-incrementing address - reduces I²C transaction count and improves firmware update throughput. |
| Low-Voltage Operation | Full functionality down to 1.7V - supports battery-backed operation and energy-harvesting designs without level-shifting. |
Applications
| Network Interface Card Identity | Industrial Sensor Node Authentication |
|---|---|
Use Scenario: Assigning globally unique MAC addresses to Ethernet/Wi-Fi modules in mass-produced networking gear. IC Role / Device Role / Timing Role: Nonvolatile storage of IEEE-compliant EUI-64 address and cryptographic serial number for IEEE 802.3/802.11 link-layer identification. Use Value: Eliminates post-manufacturing MAC programming steps and prevents duplicate address assignment across production batches. |
Use Scenario: Securing firmware updates and sensor calibration data in field-deployed IIoT edge nodes operating on 24V DC or battery power. IC Role / Device Role / Timing Role: Trusted identity anchor and tamper-resistant parameter store - leverages hardware WP pin for runtime write-lock during critical operations. Use Value: Enables public-key certificate binding to immutable serial number and prevents unauthorized reconfiguration via protected EEPROM regions. |
| Medical Device UDI Compliance | Automotive Telematics Module |
Use Scenario: Storing FDA-mandated Unique Device Identifier (UDI) data elements including device ID and production identifiers in Class II medical electronics. IC Role / Device Role / Timing Role: Read-only repository for regulatory-compliant static identifiers - accessed via I²C during device boot and regulatory audit queries. Use Value: Guarantees unalterable UDI persistence across 100-year product lifecycle and satisfies ISO 13485 traceability requirements. |
Use Scenario: Providing vehicle-specific configuration profiles (VIN mapping, CAN bus parameters) and secure boot keys in automotive infotainment gateways. IC Role / Device Role / Timing Role: Secure provisioning element storing OEM-locked serial number and EUI-64 used for cellular modem registration and OTA update authentication. Use Value: Supports ASAM MCD-2 MC compliance and enables zero-touch provisioning without exposing keys to application processors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with embedded identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24MAC402-XHM-B | EUI-48 (48-bit) address instead of EUI-64; identical 2K memory, SOIC-8 package, and protection features. | Requires host-side EUI-48-to-EUI-64 conversion (FFFE insertion) for IPv6/IEEE 802.15.4 stacks. | Select when legacy MAC-48 compatibility is sufficient and cost sensitivity outweighs EUI-64 convenience. |
| M95M02-DFMN6TP | 2-Mbit SPI EEPROM (not I²C); no factory-programmed EUI or serial number; standard write protection only. | Lacks built-in device identity - requires external MCU-based serialization and MAC generation logic. | Select when higher density is needed and identity management is handled in application firmware. |
Compared with AT24MAC402-XHM-B, the AT24MAC602-XHM-B eliminates host-side EUI expansion overhead and simplifies IPv6 stack integration; compared with M95M02-DFMN6TP, it delivers out-of-box IEEE-compliant identity but trades SPI bandwidth for I²C simplicity and lower pin count.
Availability
AT24MAC602-XHM-B is available at Aetrix Electronics and suitable for industrial sensor networks, medical diagnostics equipment, and automotive telematics modules requiring stable component supply, long-term lifecycle support, and guaranteed device uniqueness.
Supply support for AT24MAC602-XHM-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT24MAC family. The company specializes in secure microcontrollers, memory, and analog solutions for industrial, automotive, and communications markets.
The AT24MAC602-XHM-B belongs to Microchip's MAC-series serial EEPROM product line, designed specifically to embed globally unique IEEE identifiers and cryptographic serial numbers into resource-constrained embedded systems without host CPU intervention.
FAQ
What is the exact EUI-64 address format stored in the AT24MAC602-XHM-B?
The AT24MAC602-XHM-B stores a true 64-bit EUI address in its extended memory block (addresses 0x98–0x9F), consisting of Atmel's OUI (0xFC, 0xC2, 0x3D) followed by a unique 40-bit extension identifier. Unlike EUI-48 derivatives, no FFFEh insertion is required - the full 8-byte value is IEEE-compliant and directly usable by IPv6 and 802.15.4 stacks without host processing. This format is verified in Section 7.2 of the AT24MAC402/602 datasheet.
Can the factory-programmed 128-bit serial number in the AT24MAC602-XHM-B be overwritten or modified?
No, the 128-bit serial number in the AT24MAC602-XHM-B is permanently locked at the factory and resides in a dedicated read-only memory region (0x80–0x8F). It cannot be altered, erased, or rewritten under any condition - even with WP pin low or software protection disabled. This immutability is guaranteed across all AT24CS, AT93CS, and AT25S series devices, ensuring cryptographic binding integrity for the lifetime of the AT24MAC602-XHM-B.
How does hardware write protection interact with software write protection on the AT24MAC602-XHM-B?
When the WP pin of the AT24MAC602-XHM-B is pulled high to VCC, all write operations - including attempts to program or clear software write protect registers - are blocked regardless of software state. If WP is low or floating, software protection (permanent or reversible) governs first-half (0x00–0x7F) access, while second-half (0x80–0xFF) remains writable unless software locks are active. These layers operate independently, as confirmed in Tables 11-3 and 11-4 of the datasheet.
What I²C device address should be used to read the EUI-64 value from the AT24MAC602-XHM-B?
To read the EUI-64 value from the AT24MAC602-XHM-B, initiate an I²C transaction with device address prefix 0xB0 (binary 10110000), where bits A2–A0 match the physical pin states and the R/W bit is set to 1 (read). This differs from standard EEPROM access (0xA0 prefix) and targets the extended memory block. The full 8-byte EUI-64 is then read sequentially starting at address 0x98, as specified in Section 9 and Figure 7-1 of the AT24MAC402/602 datasheet.
Is the AT24MAC602-XHM-B compatible with 1.8V I²C buses, and what is its maximum clock frequency at that voltage?
The AT24MAC602-XHM-B supports operation down to 1.7V, making it fully compatible with 1.8V I²C buses. At VCC = 1.8V, the maximum guaranteed I²C clock frequency is 400 kHz, as specified in the "400kHz (1.7V)" compatibility statement in the datasheet's feature list and Table 6-3. Timing parameters like tLOW (1.2 μs min) and tHIGH (0.6 μs min) remain valid at this voltage, ensuring reliable communication with 1.8V microcontrollers.
AT24MAC602-XHM-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24MAC602-XHM-B FAQ
1.How can I place an order for AT24MAC602-XHM-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24MAC602-XHM-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24MAC602-XHM-B reliable?
The price and inventory of AT24MAC602-XHM-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24MAC602-XHM-B is usually 5 days.
3.What payment methods are accepted for AT24MAC602-XHM-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24MAC602-XHM-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24MAC602-XHM-B?
AT24MAC602-XHM-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24MAC602-XHM-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24MAC602-XHM-B?
For technical support, including AT24MAC602-XHM-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24MAC602-XHM-B requirements.
6.How does Aetrix verify that AT24MAC602-XHM-B is sourced from the original manufacturer or authorized distributors?
All AT24MAC602-XHM-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24MAC602-XHM-B meets industry standards.
7.What is the process for return or replacement of AT24MAC602-XHM-B?
All AT24MAC602-XHM-B units undergo pre-shipment inspection (PSI). If there is an issue with AT24MAC602-XHM-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24MAC602-XHM-B part is unused and in its original packaging.
Return procedure for AT24MAC602-XHM-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24MAC602-XHM-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
