My Inquiry
My Account
Microchip Technology AT24MAC602-XHM-T
- Part No.:
- AT24MAC602-XHM-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT24MAC602-XHM-T.pdf
- Description:
- IC EEPROM 2KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,575
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT24MAC602-XHM-T from Microchip Technology (formerly Atmel) is an I²C-compatible 2-Kbit serial EEPROM with factory-programmed, permanently locked EUI-64™ address and guaranteed unique 128-bit serial number. It operates from 1.7V to 5.5V, supports 1 MHz I²C at 2.5V/5.0V, features hardware write protection via WP pin, and delivers 1,000,000 write cycles with 100-year data retention - deployed in networked embedded systems requiring globally unique device identity.
For engineers reviewing the AT24MAC602-XHM-T datasheet, AT24MAC602-XHM-T pinout, AT24MAC602-XHM-T application, or AT24MAC602-XHM-T equivalent, key selection criteria include EUI-64 address availability, dual software/hardware write protection modes, 8-pin SOIC package compatibility, extended memory block access protocol, and support for partial page writes in industrial temperature range (–40°C to +85°C).
Technical Context
The AT24MAC602-XHM-T implements a dedicated I²C slave interface with Schmitt-triggered, noise-filtered SDA/SCL inputs and open-drain SDA output. Its memory architecture separates standard 256 × 8-bit EEPROM (00h–FFh) from extended read-only memory containing EUI-64 (98h–9Fh) and 128-bit serial number (80h–8Fh), both factory-programmed and permanently write-protected.
Write protection is implemented across three layers: hardware-level inhibition via WP pin (full-array lock), permanent software lock (irreversible first-half protection), and reversible software lock (first-half only, configurable via command sequence). All write cycles are self-timed with max 5 ms duration and support acknowledge polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8), organized as 16 pages of 16 bytes - enables efficient page-write optimization without external buffering. |
| I²C Speed | Up to 1 MHz at VCC ≥ 2.5V; 400 kHz minimum at 1.7V - ensures interoperability with legacy and high-speed controllers. |
| EUI Address | Factory-programmed, read-only 64-bit EUI-64 stored at 98h–9Fh - provides IEEE-compliant global uniqueness without host-side conversion logic. |
| Serial Number | Guaranteed unique 128-bit value stored at 80h–8Fh - enables secure device binding and firmware anti-cloning in Atmel/Microchip EEPROM ecosystems. |
| Write Protection | Hardware (WP pin), permanent software (PSWP), and reversible software (RSWP) - allows flexible, layered data integrity control per application security tier. |
| Endurance & Retention | 1,000,000 write cycles; 100-year data retention - validated for long-life deployments in unattended industrial nodes. |
| Operating Voltage | 1.7V to 5.5V - supports direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level-shifting. |
| Temperature Range | –40°C to +85°C - qualified for industrial-grade operation in edge-sensing and gateway applications. |
Pinout & Package
AT24MAC602-XHM-T is supplied in an 8-lead JEDEC-standard SOIC package (5.3 mm × 4.4 mm, 1.27 mm pitch), compatible with automated PCB assembly and legacy footprint designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Device Address Inputs | Hard-wired pins enabling up to eight devices on one I²C bus; used in device address word (1010xxxR/W) for standard memory access. |
| SDA | Serial Data I/O | Open-drain bidirectional line; requires external pull-up; carries address, data, and ACK/NACK signals per I²C protocol. |
| SCL | Serial Clock Input | Positive-edge clock input for data latching; negative-edge sampling for data output; must meet tLOW/tHIGH timing per voltage grade. |
| WP | Write Protect Control | Active-high hardware lock: tied to VCC disables all writes; tied to GND enables full or partial array writes depending on software protection state. |
| GND | Ground Reference | Primary return path for VCC and I/O; must be low-impedance to ensure noise immunity for I²C signaling. |
| VCC | Power Supply | 1.7V–5.5V supply; powers internal charge pump for EEPROM programming; decoupling capacitor (0.1 µF) required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| EUI-64™ Address | Factory-programmed, read-only 64-bit IEEE identifier stored outside main array - eliminates need for host-side EUI-48-to-EUI-64 conversion and guarantees uniqueness across all AT24MAC602 units. |
| 128-bit Serial Number | Atmel-guaranteed unique value shared across AT24CS/AT93CS/AT25S families - enables cross-product device authentication and secure firmware binding. |
| Dual Write Protection | Independent hardware (WP pin) and software (PSWP/RSWP registers) controls - permits selective locking of first-half memory while preserving second-half for runtime configuration storage. |
| Extended Memory Access | Dedicated device address prefix '1011' (Bh) for reading EUI and serial number - isolates identity data from user memory space, preventing accidental overwrite. |
| Page Write Mode | 16-byte atomic writes with automatic address increment - reduces I²C transaction count by up to 16× versus byte-write, improving system throughput and bus efficiency. |
| Noise Immunity | Schmitt-triggered inputs with 100 ns noise suppression (tI) - ensures reliable operation in electrically noisy industrial environments without external filtering. |
Applications
| Industrial Ethernet Node Identity | Secure IoT Edge Device Binding |
|---|---|
|
Use Scenario: Assigning persistent, globally unique identifiers to programmable logic controllers (PLCs) and field I/O modules connected via EtherNet/IP or PROFINET. IC Role / Device Role / Timing Role: Provides factory-locked EUI-64 address and serial number used during link-layer initialization and device discovery handshake. Use Value: Eliminates manual MAC address provisioning and prevents duplicate node IDs in distributed automation networks. |
Use Scenario: Enabling cryptographic key binding and firmware attestation in battery-powered wireless sensor nodes. IC Role / Device Role / Timing Role: Stores immutable 128-bit serial number referenced during TLS certificate generation and secure boot verification. Use Value: Prevents cloning and ensures each deployed node has cryptographically verifiable hardware identity. |
| Medical Device UDI Compliance | Network Equipment MAC Address Storage |
|
Use Scenario: Storing Unique Device Identifier (UDI) components for FDA-regulated diagnostic instruments with traceable manufacturing data. IC Role / Device Role / Timing Role: Holds EUI-64 and serial number as part of UDI-DI (Device Identifier) structure, accessed during regulatory audit mode. Use Value: Meets 21 CFR Part 820 and ISO 13485 requirements for permanent, non-erasable device serialization. |
Use Scenario: Providing IEEE-compliant MAC addresses to Wi-Fi/BT SoCs in access points and mesh routers where host MCU lacks persistent storage. IC Role / Device Role / Timing Role: Supplies EUI-64 address during boot-time MAC initialization, reducing firmware complexity and flash wear. Use Value: Enables zero-touch provisioning and eliminates need for custom MAC address management in production firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM with factory-programmed identity applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24MAC402-XHM-T | EUI-48 address (48-bit); same 2K memory, package, and protection features - lacks native EUI-64 support. | Requires host-side EUI-48-to-EUI-64 conversion for IPv6/6LoWPAN stacks; suitable where legacy MAC-48 suffices. | Select when EUI-48 meets protocol requirements and cost sensitivity favors smaller die size. |
| M95M02-DFMN6TP | 2-Mbit SPI EEPROM; no factory-programmed EUI or serial number; supports 5 MHz SPI but lacks identity features. | Used for general firmware parameter storage; cannot replace AT24MAC602-XHM-T in identity-critical roles without external identity management. | Select only if identity functionality is handled elsewhere (e.g., secure element or host MCU OTP) and higher density is needed. |
Compared with AT24MAC402-XHM-T, the AT24MAC602-XHM-T delivers native EUI-64 addressing - eliminating post-read processing and simplifying IPv6 stack integration - while M95M02-DFMN6TP offers higher density but no identity capability, making it unsuitable for MAC/EUI-dependent applications.
Availability
AT24MAC602-XHM-T is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and network infrastructure applications requiring stable component supply, long-term lifecycle assurance, and guaranteed unique device identity.
Supply support for AT24MAC602-XHM-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product continuity, qualification, and support for the AT24MAC family of identity-enabled serial EEPROMs.
The AT24MAC602-XHM-T belongs to Microchip's MAC Serial EEPROM product line, designed specifically to embed globally unique IEEE identifiers and cryptographic serial numbers into resource-constrained embedded systems without host CPU overhead.
FAQ
What is the primary function of the AT24MAC602-XHM-T in a system design?
The AT24MAC602-XHM-T serves as a secure, factory-programmed identity anchor: it provides a permanently locked EUI-64 address and a guaranteed unique 128-bit serial number, both stored in isolated read-only memory. This eliminates manual MAC assignment, prevents duplication in networked systems, and enables cryptographic binding - all while retaining full 2-Kbit user EEPROM for configuration storage. The AT24MAC602-XHM-T is not a general-purpose EEPROM but an identity-enabling component.
How does the AT24MAC602-XHM-T differ from standard I²C EEPROMs like the AT24C02?
Unlike the AT24C02, the AT24MAC602-XHM-T integrates two critical identity features: a factory-programmed, read-only EUI-64 address (98h–9Fh) and a guaranteed unique 128-bit serial number (80h–8Fh), both located outside the main 2-Kbit array. It also supports three-tier write protection (hardware WP pin, permanent software lock, reversible software lock), whereas AT24C02 offers only basic WP pin or software write protect. These features make AT24MAC602-XHM-T suitable for IEEE-compliant networking and secure device authentication.
Can the EUI-64 address in the AT24MAC602-XHM-T be modified or reprogrammed?
No. The EUI-64 address in the AT24MAC602-XHM-T is factory-programmed into a dedicated, permanently write-protected extended memory block and cannot be altered after manufacture. Attempts to write to address range 98h–9Fh will be ignored. This immutability ensures global uniqueness and compliance with IEEE EUI-64 standards - a core requirement for network interface identification. The AT24MAC602-XHM-T is designed for one-time identity provisioning, not field reconfiguration.
What package type is used for the AT24MAC602-XHM-T, and is it RoHS compliant?
The AT24MAC602-XHM-T uses an 8-lead JEDEC-standard SOIC package (5.3 mm × 4.4 mm body, 1.27 mm lead pitch), designated by the "XHM" suffix. It is fully RoHS compliant, halide-free, and PB-free per Microchip's green packaging initiative. The "-T" suffix indicates tape-and-reel packaging for automated SMT assembly. This package supports industrial temperature operation (–40°C to +85°C) and is pin-compatible with other AT24MAC402/602 variants in SOIC format.
Does the AT24MAC602-XHM-T support both 1.8V and 5V I²C bus operation?
Yes. The AT24MAC602-XHM-T operates across a wide VCC range of 1.7V to 5.5V and supports I²C speeds up to 400 kHz at 1.7V and up to 1 MHz at 2.5V or 5.0V. Its Schmitt-triggered, filtered inputs ensure robust signal integrity across voltage domains, and its open-drain SDA output is compatible with mixed-voltage bus topologies when appropriate pull-up resistors are used. No level-shifting circuitry is required for interoperability between 1.8V and 5V controllers.
AT24MAC602-XHM-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 550 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT24MAC602-XHM-T FAQ
1.How can I place an order for AT24MAC602-XHM-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT24MAC602-XHM-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT24MAC602-XHM-T reliable?
The price and inventory of AT24MAC602-XHM-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT24MAC602-XHM-T is usually 5 days.
3.What payment methods are accepted for AT24MAC602-XHM-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT24MAC602-XHM-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT24MAC602-XHM-T?
AT24MAC602-XHM-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT24MAC602-XHM-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT24MAC602-XHM-T?
For technical support, including AT24MAC602-XHM-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT24MAC602-XHM-T requirements.
6.How does Aetrix verify that AT24MAC602-XHM-T is sourced from the original manufacturer or authorized distributors?
All AT24MAC602-XHM-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT24MAC602-XHM-T meets industry standards.
7.What is the process for return or replacement of AT24MAC602-XHM-T?
All AT24MAC602-XHM-T units undergo pre-shipment inspection (PSI). If there is an issue with AT24MAC602-XHM-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT24MAC602-XHM-T part is unused and in its original packaging.
Return procedure for AT24MAC602-XHM-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT24MAC602-XHM-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
