Microchip Technology AT25010-10PC
- Part No.:
- AT25010-10PC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25010-10PC.pdf
- Description:
- IC EEPROM 1KBIT SPI 3MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,375
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25010-10PC from Atmel (now Microchip) is a 1-Kbit SPI serial EEPROM organized as 128 × 8-bit memory, operating from 2.7V to 5.5V, supporting 2.1 MHz clock rate at 5V, with 8-byte page write and hardware/software write protection via WP pin and status register. It serves in microcontroller-based systems for storing calibration data, configuration settings, and firmware parameters.
For engineers reviewing the AT25010-10PC datasheet, AT25010-10PC pinout, AT25010-10PC application, or AT25010-10PC equivalent, key selection considerations include its 2.7–5.5V supply range, 10 ms max self-timed write cycle, 1 million endurance cycles, block write protection granularity, and compatibility with SPI Modes 0 and 3 in commercial temperature range (0°C to 70°C).
Technical Context
The AT25010-10PC implements a synchronous 3-wire SPI slave interface with dedicated SI (input), SO (output), SCK (clock), and CS (chip select) pins, requiring MSB-first transmission and supporting op-code–driven read/write/status operations. Its internal architecture includes an 8-bit instruction register and nonvolatile status register with BP0/BP1 bits controlling 1/4, 1/2, or full-array write protection.
It features dual-layer data protection: hardware-level inhibition via the active-low WP pin and software-level control through WREN/WRDI instructions and programmable status register bits. The HOLD pin enables pause/resume of ongoing serial transfers without resetting sequence state, and all write cycles are fully self-timed with no external erase step required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 × 8-bit organization), sufficient for small configuration tables or device ID storage. |
| Interface | SPI-compatible 3-wire serial (CS, SCK, SI, SO), supports Modes 0 (0,0) and 3 (1,1) for direct MCU integration. |
| Supply Voltage | 2.7V to 5.5V - enables operation across legacy 5V and modern low-voltage embedded systems without level shifting. |
| Max Clock Frequency | 2.1 MHz at VCC = 5.0V - allows fast parameter reads in time-critical boot or initialization sequences. |
| Write Cycle Time | 10 ms maximum - defines worst-case latency for non-blocking firmware updates or runtime parameter saves. |
| Endurance & Retention | 1 million write cycles and 100-year data retention - ensures long-term reliability in field-deployed industrial controllers. |
| Protection Features | Hardware WP pin + software-configurable block protection (1/4, 1/2, or full array) - prevents accidental overwrites during power transitions or firmware bugs. |
Pinout & Package
AT25010-10PC is supplied in an 8-pin PDIP (package code 8P3, 0.300" wide) with standard DIP footprint compatible with through-hole prototyping and legacy PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept commands; high impedance on SO when CS is high. |
| SCK | Serial Clock Input | Master-generated clock synchronizing all data transfers; device operates only as SPI slave. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; ignored unless CS is low and device is write-enabled. |
| SO | Serial Data Output | Drives read data and status bits; tri-states automatically when CS is high or HOLD is asserted. |
| GND | Ground Reference | Primary return path for VCC and all I/O signals; requires low-impedance connection for noise immunity. |
| VCC | Power Supply | 2.7–5.5V input; powers internal logic and memory array; decoupling capacitor recommended near pin. |
| WP | Write Protect | Active-low hardware lock; disables all write operations regardless of status register or WREN state. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting address counter; requires SCK low to assert/deassert. |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte page write mode | Reduces write transaction overhead by enabling up to 8 sequential bytes per CS assertion, improving throughput in burst-save scenarios. |
| Four-tier block write protection | Allows selective locking of top quarter, top half, or entire memory array via nonvolatile BP0/BP1 bits-ideal for safeguarding bootloader or factory calibration zones. |
| HOLD pin functionality | Enables deterministic interruption of SPI communication (e.g., during MCU interrupt servicing) without losing byte alignment or address state. |
| Self-timed internal write cycle | Eliminates need for external timing control or polling delay loops; RDSR instruction provides precise RDY/BUSY status for synchronization. |
| ESD robustness >4000V | Meets HBM requirements for handling in manufacturing and field service environments without additional protection circuitry. |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
|
Use Scenario: Storing sensor offset/gain coefficients and linearization tables after factory calibration. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed once per power-up during initialization. Use Value: Enables plug-and-play sensor replacement with zero recalibration in the field due to persistent, tamper-resistant parameter storage. |
Use Scenario: Saving user preferences (e.g., temperature setpoints, timer durations, display brightness) across power cycles. IC Role / Device Role / Timing Role: Low-power, infrequent-write data logger interfaced to 8-bit MCU via SPI. Use Value: Guarantees settings survive brownouts and battery swaps thanks to 100-year retention and 1M-cycle endurance. |
| Medical Device Audit Logs | Automotive Body Control Module |
|
Use Scenario: Recording timestamps and event codes (e.g., door open/close, alarm triggers) for regulatory compliance. IC Role / Device Role / Timing Role: Event-triggered write buffer with hardware WP pin preventing accidental log corruption during reset. Use Value: Meets IEC 62304 traceability requirements using block protection to lock historical records against overwrite. |
Use Scenario: Storing vehicle-specific configuration (e.g., mirror position memory, lighting profiles) tied to VIN. IC Role / Device Role / Timing Role: SPI-connected configuration vault accessed during CAN-initiated module wake-up. Use Value: Supports ASAM-compliant reprogramming workflows with hardware+software write locks ensuring ECU identity integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95010-WMN6TP | Same 1-Kbit SPI EEPROM, but rated for -40°C to 85°C industrial temp range and uses different status register bit mapping for protection. | Requires firmware adaptation for BP bit interpretation; lacks HOLD pin support. | Select when extended temperature operation is mandatory and HOLD functionality is unused. |
| 25AA010A-I/P | Microchip 1-Kbit SPI EEPROM with identical pinout and 2.5–5.5V supply, but supports 10 MHz max clock and has enhanced ESD (6 kV HBM). | Enables faster configuration loads; requires validation of timing margins in existing 2.1 MHz–designed systems. | Choose for new designs needing higher throughput or improved ESD robustness without layout change. |
Compared with AT25010-10PC, M95010-WMN6TP offers broader temperature tolerance but removes HOLD capability, while 25AA010A-I/P delivers 5× faster clock support and stronger ESD protection-both retain pin compatibility but demand firmware review for status register and timing behavior.
Availability
AT25010-10PC is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, medical audit logging, and automotive body control modules requiring stable component supply and long-term obsolescence management.
Supply support for AT25010-10PC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for embedded systems.
The AT25010-10PC belongs to Atmel's SPI Serial EEPROM product line, designed specifically for reliable, low-power, pin-efficient nonvolatile storage in resource-constrained microcontroller applications.
FAQ
What voltage range does the AT25010-10PC support?
The AT25010-10PC supports a supply voltage range of 2.7V to 5.5V, making it compatible with both modern low-voltage microcontrollers and legacy 5V systems. This dual-range capability eliminates the need for external level shifters in mixed-voltage designs and ensures stable operation across varying power rail conditions encountered in industrial and automotive environments. The AT25010-10PC maintains full AC and DC specifications across this entire range.
Does the AT25010-10PC require an external erase command before writing?
No, the AT25010-10PC does not require a separate erase command. All write operations are self-timed and internally managed; the device automatically handles any necessary erase-before-write sequencing. A Write Enable (WREN) instruction must precede each write or status register update, and the internal write cycle completes within 10 ms maximum. The AT25010-10PC returns to standby mode automatically upon completion.
How does the WRITE PROTECT (WP) pin function on the AT25010-10PC?
The WP pin on the AT25010-10PC is an active-low hardware lock that inhibits all write operations-including WREN, WRITE, and WRSR-regardless of the status register setting or software enable state. When WP is pulled low, the device remains in read-only mode even if the Write Enable Latch is set. The AT25010-10PC resumes normal write capability only after WP is returned high and a new WREN instruction is issued.
Can the AT25010-10PC be used with SPI Mode 1 or Mode 2?
No, the AT25010-10PC explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in its official documentation. Attempting to use Mode 1 or Mode 2 will result in incorrect data sampling due to mismatched clock polarity and phase timing. The AT25010-10PC relies on these two modes for reliable op-code recognition and address/data transfer alignment.
What is the purpose of the HOLD pin on the AT25010-10PC?
The HOLD pin on the AT25010-10PC suspends ongoing SPI communication without resetting the internal address counter or command state. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs, allowing the host MCU to service interrupts or perform other tasks. Resuming requires bringing HOLD high while SCK remains low. This feature preserves transaction integrity in real-time systems, and the AT25010-10PC guarantees seamless resumption without data loss.
AT25010-10PC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25010-10PC FAQ
1.How can I place an order for AT25010-10PC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25010-10PC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25010-10PC reliable?
The price and inventory of AT25010-10PC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010-10PC is usually 5 days.
3.What payment methods are accepted for AT25010-10PC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010-10PC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25010-10PC?
AT25010-10PC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25010-10PC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25010-10PC?
For technical support, including AT25010-10PC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010-10PC requirements.
6.How does Aetrix verify that AT25010-10PC is sourced from the original manufacturer or authorized distributors?
All AT25010-10PC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010-10PC meets industry standards.
7.What is the process for return or replacement of AT25010-10PC?
All AT25010-10PC units undergo pre-shipment inspection (PSI). If there is an issue with AT25010-10PC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25010-10PC part is unused and in its original packaging.
Return procedure for AT25010-10PC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25010-10PC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

