Microchip Technology AT25010A-10PU-1.8
- Part No.:
- AT25010A-10PU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25010A-10PU-1.8.pdf
- Description:
- IC EEPROM 1KBIT SPI 20MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,789
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25010A-10PU-1.8 from Microchip Technology (formerly Atmel) is a 1-Kbit SPI serial EEPROM organized as 128 words × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 8-byte page write and hardware/software write protection. It serves as nonvolatile configuration storage in industrial sensor nodes and embedded control modules requiring low-voltage operation.
For engineers reviewing the AT25010A-10PU-1.8 datasheet, AT25010A-10PU-1.8 pinout, AT25010A-10PU-1.8 application, or AT25010A-10PU-1.8 equivalent, key selection criteria include 1.8 V minimum supply, SPI Mode 0/3 compatibility, block write protection granularity, HOLD/CS suspend capability, and PDIP-8 package suitability for through-hole prototyping and legacy industrial PCBs.
Technical Context
The AT25010A-10PU-1.8 implements a synchronous slave SPI interface with dedicated SI/SO lines, CS-controlled selection, and independent HOLD and WP pins for real-time communication suspension and hardware-level write inhibition. Its status register supports four block protection levels (none, 1/4, 1/2, full array) via BP1/BP0 bits.
Internally, it uses self-timed 5 ms max write cycles with no erase prerequisite, 1 million endurance cycles, and 100-year data retention. The device powers up write-disabled and requires explicit WREN instruction before programming - a requirement enforced regardless of WP pin state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 × 8), sufficient for calibration tables, device IDs, or small firmware patches in space-constrained systems. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V microcontrollers. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput configuration loading without CPU polling overhead. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency for nonvolatile save operations; critical for power-fail-safe logging. |
| Endurance | 1 million write cycles - ensures reliable field operation over 10+ years in daily-configurable industrial controllers. |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of factory-programmed parameters without refresh. |
| Operating Temp | −40°C to +85°C - validated for deployment in uncontrolled industrial enclosures and outdoor metering equipment. |
Pinout & Package
AT25010A-10PU-1.8 is packaged in an 8-lead JEDEC PDIP (0.300" wide body, 8P3), suitable for breadboarding, manual soldering, and legacy board rework.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: must be low to accept commands; high impedance SO when deasserted. |
| SCK | Serial Clock | Input-only master-generated clock; timing-critical for setup/hold compliance per Table 4. |
| SI | Serial Data Input | MSB-first command/address/data input path; ignored during HOLD or when CS is high. |
| SO | Serial Data Output | Tri-state output delivering read data or status register contents; high-Z when CS high or HOLD active. |
| GND | Ground Reference | Signal and power return; must be low-impedance to maintain noise margin on SPI signals. |
| VCC | Power Supply | Single-supply input (1.8–5.5 V); decoupling capacitor required near pin for stable read/write margins. |
| WP | Write Protect | Hardware lock: drives all writes inactive when low; overrides software WREN/WRSR commands. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low during assertion/deassertion. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Enables interoperability with diverse MCUs including 68HC11, PIC, and ARM Cortex-M series without level-shifting or protocol translation. |
| 8-Byte Page Write | Reduces write time per byte by batching; avoids excessive wear on individual memory locations during multi-byte updates. |
| Four-Tier Block Protection | Allows selective locking of top quarter/half/full array via status register - essential for safeguarding bootloader or security keys. |
| Self-Timed Internal Write | Eliminates need for external timing control or busy-wait loops; RDSR polling provides deterministic completion detection. |
| HOLD Pin Functionality | Permits dynamic pause/resume of SPI transfers - critical for time-sensitive interrupt handling in real-time embedded firmware. |
Applications
| Industrial Sensor Calibration | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in factory-calibrated pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization and field recalibration sequences. Use Value: Enables single-device calibration traceability and eliminates external NVRAM components, reducing BOM count and layout area. | Use Scenario: Holding user-defined I/O mapping, communication baud rates, and alarm thresholds in programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Configuration EEPROM interfaced to MCU's SPI peripheral during boot and runtime parameter updates. Use Value: Supports field-upgradable settings without firmware reflashing; WP pin prevents accidental corruption during live operation. |
| Medical Device Settings Storage | Smart Meter Firmware Patch Log |
Use Scenario: Retaining patient-specific therapy parameters and usage history in portable infusion pumps compliant with IEC 62304. IC Role / Device Role / Timing Role: Safety-critical data storage with hardware write protection (WP pin) and verified 100-year retention. Use Value: Meets Class B software safety requirements by isolating persistent data from volatile RAM and preventing unauthorized modification. | Use Scenario: Logging patch version identifiers and CRCs after OTA firmware updates in utility smart meters operating across −25°C to +70°C ambient. IC Role / Device Role / Timing Role: Tamper-resistant update journal stored in protected memory blocks (BP1/BP0 = 11) to prevent rollback attacks. Use Value: Provides auditable update history while maintaining immunity to brown-out-induced corruption during power transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit capacity, 5 V only (4.5–5.5 V), no 1.8 V support; same PDIP-8 package. | Higher density for larger configuration sets; unsuitable where 1.8 V operation or strict pin compatibility is required. | Select when >1 Kbit storage is needed and system operates exclusively at 5 V. |
| 25AA010A-I/P | Same 1 Kbit size and 1.8–5.5 V range, but uses Microchip's proprietary instruction set; identical PDIP-8 footprint. | Drop-in replacement for new designs; requires firmware validation due to minor op-code differences in WRSR/RDSR behavior. | Prefer for new Microchip-based designs seeking unified toolchain support and extended lifecycle assurance. |
Compared with M95128-WMN6TP and 25AA010A-I/P, the AT25010A-10PU-1.8 uniquely balances ultra-low-voltage operation (1.8 V), proven 100-year retention, and legacy PDIP-8 compatibility - making it optimal for cost-sensitive, long-lifecycle industrial upgrades where voltage flexibility and mechanical fit are non-negotiable.
Availability
AT25010A-10PU-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and medical device settings storage requiring stable component supply across extended product lifecycles.
Supply support for AT25010A-10PU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification programs.
The AT25010A-10PU-1.8 belongs to Microchip's legacy serial EEPROM product line, engineered for robust, low-power nonvolatile storage in resource-constrained embedded systems where reliability and long-term availability are prioritized over feature expansion.
FAQ
What is the minimum supply voltage supported by the AT25010A-10PU-1.8?
The AT25010A-10PU-1.8 supports a minimum supply voltage of 1.8 V, as confirmed by its "−1.8" suffix and DC Characteristics table specifying VCC1 = 1.8 V min. This allows direct integration with 1.8 V logic families and battery-powered systems where voltage headroom is constrained. Operation below 1.8 V is not guaranteed and may result in undefined behavior or failed write cycles. The AT25010A-10PU-1.8 maintains full functionality-including SPI communication, page write, and status register access-across the entire 1.8 V to 5.5 V range.
Does the AT25010A-10PU-1.8 support SPI Mode 3, and how is it configured?
Yes, the AT25010A-10PU-1.8 explicitly supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1), as stated in its Features section. No hardware configuration is required-the device automatically adapts to the master's clock polarity and phase settings. Mode selection is handled entirely by the host MCU's SPI peripheral configuration; the AT25010A-10PU-1.8 does not contain mode-select pins or internal registers for this purpose. Timing parameters in Table 4 are specified per voltage range to ensure reliable operation under either mode.
How does the HOLD pin function during an active SPI transaction on the AT25010A-10PU-1.8?
The HOLD pin on the AT25010A-10PU-1.8 suspends serial communication without resetting the internal address counter or command state. To activate HOLD, the pin must be driven low while SCK is low; the SO pin immediately enters high-impedance, and SI inputs are ignored. To resume, HOLD is returned high while SCK remains low-then normal clocking resumes from the exact bit position where it paused. This behavior is fully documented in the HOLD Timing diagram (Figure 10) and enables deterministic interruption for higher-priority MCU tasks without data loss or re-synchronization overhead in the AT25010A-10PU-1.8.
What protection mechanisms prevent unintended writes to the AT25010A-10PU-1.8?
The AT25010A-10PU-1.8 employs three layered protections: (1) hardware write disable via the WP pin (low = all writes blocked), (2) software write enable latch requiring explicit WREN instruction before any WRITE/WRSR command, and (3) nonvolatile block protection bits (BP1/BP0) that lock memory segments. All three operate independently-WP overrides WREN, and block protection restricts address ranges even when WREN is asserted. The AT25010A-10PU-1.8 powers up with WEN = 0 and BP1/BP0 = 00 (no protection), ensuring safe default behavior until explicitly configured.
Is the AT25010A-10PU-1.8 pin-compatible with other variants in the AT25010A family?
Yes, all AT25010A variants-including AT25010A-10PU-1.8, AT25010A-10PU-2.7, and surface-mount versions like AT25010AN-10SU-1.8-share identical 8-pin functional mapping and electrical characteristics per their respective voltage grades. The "PU" suffix denotes PDIP-8 packaging with RoHS-compliant green finish, while "−1.8" specifies the 1.8–5.5 V operating range. Pinout remains consistent across packages (PDIP, SOIC, TSSOP, MLP), enabling drop-in substitution where board layout permits mechanical adaptation. The AT25010A-10PU-1.8 thus offers seamless migration between voltage grades and package types without firmware or schematic changes.
AT25010A-10PU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25010A-10PU-1.8 FAQ
1.How can I place an order for AT25010A-10PU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25010A-10PU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25010A-10PU-1.8 reliable?
The price and inventory of AT25010A-10PU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010A-10PU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25010A-10PU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010A-10PU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25010A-10PU-1.8?
AT25010A-10PU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25010A-10PU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25010A-10PU-1.8?
For technical support, including AT25010A-10PU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010A-10PU-1.8 requirements.
6.How does Aetrix verify that AT25010A-10PU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25010A-10PU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010A-10PU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25010A-10PU-1.8?
All AT25010A-10PU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25010A-10PU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25010A-10PU-1.8 part is unused and in its original packaging.
Return procedure for AT25010A-10PU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25010A-10PU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

