Microchip Technology AT25010A-10TU-1.8-T
- Part No.:
- AT25010A-10TU-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25010A-10TU-1.8-T.pdf
- Description:
- IC EEPROM 1KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,476
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25010A-10TU-1.8-T from Microchip Technology (formerly Atmel) is a 1-Kbit SPI serial EEPROM organized as 128 words × 8 bits, supporting 1.8 V to 5.5 V operation, 20 MHz clock rate at 5 V, 8-byte page write mode, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial sensor nodes and embedded control modules requiring low-voltage reliability.
For engineers reviewing the AT25010A-10TU-1.8-T datasheet, AT25010A-10TU-1.8-T pinout, AT25010A-10TU-1.8-T application, or AT25010A-10TU-1.8-T equivalent, key selection criteria include 1.8 V minimum supply compatibility, TSSOP-8 package footprint, SPI Mode 0/3 support, block write protection granularity, and 1 million endurance cycles with 100-year data retention.
Technical Context
The AT25010A-10TU-1.8-T implements a synchronous SPI slave interface with dedicated SI/SO lines, CS-controlled selection, and HOLD pin for serial communication suspension without reset. Its internal architecture includes an 8-bit instruction register, status register with BP0/BP1 for 1/4–full array protection, and automatic address increment during page writes.
All operations are self-timed: write cycles complete in ≤5 ms with no external erase step required; read and write instructions use MSB-first transmission following CS low assertion, and only RDSR remains active during internal programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 × 8), sufficient for firmware flags, calibration coefficients, or device ID storage in space-constrained designs |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic systems without level shifting |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput configuration loading in real-time control loops |
| Write Endurance | 1 million cycles - suitable for applications requiring frequent parameter updates (e.g., energy meter tariff logs) |
| Data Retention | 100 years at +25 °C - ensures long-term integrity of stored calibration or security keys over product lifetime |
| Page Write Size | 8 bytes - minimizes bus occupancy per write while avoiding excessive overhead of single-byte programming |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial ambient environments including factory automation and outdoor telemetry |
Pinout & Package
AT25010A-10TU-1.8-T uses an 8-lead Thin Shrink Small Outline Package (TSSOP) per JEDEC MO-153, 0.170" wide body, 0.65 mm lead pitch, with gull-wing leads and exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction duration to assert device selection |
| SCK | Serial Clock | Input-only clock synchronized to master; defines timing for SI sampling and SO output edges per SPI Mode 0/3 |
| SI | Serial Data Input | Master-to-slave data path carrying op-codes, addresses, and write data; MSB-first, sampled on SCK rising edge (Mode 0) |
| SO | Serial Data Output | Slave-to-master data path for read data and status register contents; tri-stated when CS high or HOLD active |
| GND | Ground Reference | Primary return path for VCC and all I/O signals; requires low-impedance connection to system ground plane |
| VCC | Power Supply | Single-supply input supporting 1.8–5.5 V; decoupling capacitor (0.1 µF) required within 10 mm of pin |
| WP | Write Protect | Hardware lock: drives low to inhibit all write instructions regardless of WREN status or status register settings |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., mid-read burst) without resetting internal address counter or command state |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Compatibility | Interoperates with 6805/68HC11 microcontrollers and modern ARM-based SoCs without protocol translation logic |
| Block Write Protection | Four protection levels (none, 1/4, 1/2, full array) configurable via nonvolatile BP0/BP1 bits in status register |
| Self-timed Write Cycle | No external timing control needed; internal logic completes erase-and-program in ≤5 ms, freeing CPU during write |
| Low Standby Current | 0.1 µA typical at 1.8 V - extends battery life in always-on IoT endpoints and portable instrumentation |
| HOLD Pin Functionality | Enables multi-master arbitration or CPU interrupt servicing without losing serial context or reinitializing address pointer |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-end sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during power-up initialization and field recalibration routines. Use Value: Enables traceable, field-updatable calibration without requiring external MCU flash partitioning or complex wear-leveling firmware. | Use Scenario: Holding user-selectable therapy parameters (e.g., infusion rate limits, alarm thresholds) in portable insulin pumps. IC Role / Device Role / Timing Role: Secure, low-power configuration memory retaining settings across battery swaps and sleep cycles. Use Value: Meets IEC 62304 Class B software safety requirements via deterministic 100-year data retention and 1M-cycle endurance. |
| Automotive Body Control Module | Smart Energy Meter Firmware Flags |
Use Scenario: Recording door lock actuation history and mirror position presets in 12 V automotive subsystems with local 3.3 V regulation. IC Role / Device Role / Timing Role: SPI-configurable NV memory interfaced directly to 32-bit MCU's peripheral bus with minimal GPIO overhead. Use Value: Supports AEC-Q100 Grade 3 qualification (−40 °C to +85 °C) and withstands load-dump transients via robust 6.25 V absolute max rating. | Use Scenario: Storing tariff schedule tables, pulse-count rollover counters, and cryptographic key version identifiers in ANSI C12.20-compliant meters. IC Role / Device Role / Timing Role: High-reliability data logger co-located with metrology ASIC, updated daily via secure bootloader. Use Value: Eliminates need for external FRAM or backup supercapacitors due to 1.8 V operation and sub-µA standby current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit capacity, same TSSOP-8 package, 20 MHz max clock, but requires 2.5–5.5 V supply (no 1.8 V support) | Higher density for extended logging; unsuitable where 1.8 V core logic dominates system architecture | Select when >1 Kbit storage is needed and system VCC ≥2.5 V; verify WP/HOLD pin mapping matches layout |
| CAT25010VI-GT3 | Pin-compatible TSSOP-8, 1 Kbit, 1.8–5.5 V, but rated for −40 °C to +125 °C and features enhanced ESD (4 kV HBM) | Better suited for under-hood automotive or high-reliability industrial enclosures exceeding 85 °C ambient | Choose for extended temperature range or higher ESD immunity; identical SPI protocol simplifies firmware porting |
Compared with M95128-WMN6TP and CAT25010VI-GT3, the AT25010A-10TU-1.8-T provides optimal balance of ultra-low-voltage operation, proven industrial temperature stability, and minimal footprint-making it ideal for cost-sensitive, battery-powered edge devices where 1 Kbit suffices and 1.8 V rail availability is guaranteed.
Availability
AT25010A-10TU-1.8-T is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter firmware flag storage requiring stable component supply across extended production lifecycles.
Supply support for AT25010A-10TU-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and nonvolatile memory solutions for industrial, automotive, and consumer markets.
The AT25010A-10TU-1.8-T belongs to Microchip's legacy AT25 serial EEPROM family, designed specifically for low-voltage, SPI-based configuration and parameter storage in resource-constrained embedded systems.
FAQ
What is the maximum clock frequency supported by the AT25010A-10TU-1.8-T at 1.8 V supply?
The AT25010A-10TU-1.8-T supports up to 5 MHz SCK frequency when operated at 1.8 V, as specified in Table 4 AC Characteristics under the 1.8–5.5 V voltage column. This ensures reliable timing margins for low-power microcontrollers running from 1.8 V rails, while maintaining full SPI Mode 0/3 compliance without de-rating.
Does the AT25010A-10TU-1.8-T require an external pull-up resistor on the SO pin?
No, the AT25010A-10TU-1.8-T features an internally controlled tri-state output buffer on the SO pin. When CS is high or HOLD is asserted, SO enters high-impedance state without requiring external pull-up resistors-reducing BOM count and PCB area in multi-drop SPI buses.
How does the block write protection work on the AT25010A-10TU-1.8-T?
The AT25010A-10TU-1.8-T uses two nonvolatile status register bits (BP1, BP0) to configure four protection levels: none, lower 1/4 (0x60–0x7F), lower 1/2 (0x40–0x7F), or full array (0x00–0x7F). Protection is enforced at the hardware level and persists through power cycles, preventing accidental writes even if WREN is issued.
Can the AT25010A-10TU-1.8-T be used in SPI Mode 1 or Mode 2 configurations?
No-the AT25010A-10TU-1.8-T explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as stated in its Features section. Attempting Mode 1 or Mode 2 will result in misaligned sampling and corrupted data transfers due to incompatible clock polarity and phase timing.
What is the purpose of the HOLD pin on the AT25010A-10TU-1.8-T?
The HOLD pin on the AT25010A-10TU-1.8-T allows pausing an ongoing SPI transaction (e.g., mid-read burst) without resetting the internal address counter or command state. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs-enabling CPU interrupt handling or bus arbitration without data loss or re-synchronization overhead.
AT25010A-10TU-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25010A-10TU-1.8-T FAQ
1.How can I place an order for AT25010A-10TU-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25010A-10TU-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25010A-10TU-1.8-T reliable?
The price and inventory of AT25010A-10TU-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010A-10TU-1.8-T is usually 5 days.
3.What payment methods are accepted for AT25010A-10TU-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010A-10TU-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25010A-10TU-1.8-T?
AT25010A-10TU-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25010A-10TU-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25010A-10TU-1.8-T?
For technical support, including AT25010A-10TU-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010A-10TU-1.8-T requirements.
6.How does Aetrix verify that AT25010A-10TU-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT25010A-10TU-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010A-10TU-1.8-T meets industry standards.
7.What is the process for return or replacement of AT25010A-10TU-1.8-T?
All AT25010A-10TU-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25010A-10TU-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25010A-10TU-1.8-T part is unused and in its original packaging.
Return procedure for AT25010A-10TU-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25010A-10TU-1.8-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
