Microchip Technology AT25010AY6-10YH-1.8
- Part No.:
- AT25010AY6-10YH-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT25010AY6-10YH-1.8.pdf
- Description:
- IC EEPROM 1KBIT SPI 8MINI MAP
- Quantity:
- Payment:

- Shipping:

Inventory:3,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25010AY6-10YH-1.8 from Microchip Technology (formerly Atmel) is a 1-Kbit SPI serial EEPROM organized as 128 words × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 8-byte page write, block write protection, and industrial temperature range (−40°C to +85°C). It serves as nonvolatile configuration storage in microcontroller-based embedded systems requiring low-voltage operation and space-constrained PCB layouts.
For engineers reviewing the AT25010AY6-10YH-1.8 datasheet, AT25010AY6-10YH-1.8 pinout, AT25010AY6-10YH-1.8 application, or AT25010AY6-10YH-1.8 equivalent, key selection considerations include its MLP 2×3 mm DFN package with NiPdAu lead finish, 1.8 V minimum supply compatibility, hardware write protection via WP pin, HOLD pin for suspend/resume of SPI transfers, and self-timed 5 ms max write cycle.
Technical Context
The AT25010AY6-10YH-1.8 implements a synchronous SPI slave interface compliant with Modes 0 and 3, using separate SI/SO lines and CS/SCK/WP/HOLD control signals. Its internal architecture includes an 8-bit instruction register, status register with BP0/BP1 block protection bits, and automatic address increment during page writes.
It operates as a true SPI slave with no internal clock generation-SCK is always input-only-and supports MSB-first data transfer, op-code–driven command execution (e.g., WREN, WRITE, RDSR), and high-impedance SO output when deselected or during HOLD assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1024 bits (128 × 8), sufficient for firmware flags, calibration data, or small device IDs |
| Supply voltage range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 2.7 V, 3.3 V, and 5 V logic domains |
| Max clock frequency | 20 MHz at VCC = 5 V - supports fast read/write bursts in high-throughput MCU applications |
| Write cycle time | 5 ms maximum - defines worst-case latency for non-blocking polling or timeout design |
| Endurance | 1 million write cycles - ensures long-term reliability in field-updatable systems |
| Data retention | 100 years - guarantees persistent storage across product lifecycle without refresh |
| Operating temperature | −40°C to +85°C - qualified for industrial-grade embedded environments |
Pinout & Package
AT25010AY6-10YH-1.8 uses an 8-lead Ultra Thin mini-MAP (MLP 2×3 mm) DFN package with exposed thermal pad, RoHS-compliant and halogen-free, featuring NiPdAu lead finish (denoted by "H" suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be low to accept SI data and drive SO; high-Z SO when high |
| SCK | Serial Clock Input | Master-generated clock; device is strictly SPI slave - no internal clock generation |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; ignored during HOLD or when CS is high |
| SO | Serial Data Output | Drives read data; enters high-impedance state when CS high or HOLD active |
| GND | Ground Reference | Return path for VCC and all I/O; requires low-impedance connection to minimize noise coupling |
| VCC | Power Supply | Single-supply input; supports 1.8–5.5 V; decoupling capacitor required per layout guidelines |
| WP | Write Protect | Hardware lock: low disables all write operations including WREN, even mid-cycle |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low to assert/deassert |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 support | Interoperates with diverse MCUs (e.g., 68HC11, ARM Cortex-M) without protocol translation |
| 8-byte page write mode | Reduces write overhead vs. byte-by-byte programming; improves throughput in burst-write scenarios |
| Block write protection (BP0/BP1) | Enables selective locking of 0%, 25%, 50%, or 100% of memory array via nonvolatile status register |
| Hardware + software write protection | WP pin provides immediate physical disable; WREN/WRDI instructions allow runtime policy control |
| HOLD pin functionality | Allows master to pause transfers during interrupt servicing or bus arbitration without losing context |
Applications
| Industrial Sensor Node Configuration | Consumer IoT Device Calibration Storage |
|---|---|
Use Scenario: Storing factory-set sensor offset/gain coefficients and user-adjusted thresholds in battery-powered wireless nodes. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during boot and occasionally updated via BLE/Wi-Fi stack. Use Value: 1.8 V operation extends battery life; 100-year retention prevents data loss over multi-year deployments. | Use Scenario: Retaining display brightness profiles, network credentials, and usage counters in smart home hubs. IC Role / Device Role / Timing Role: SPI-configurable memory mapped into MCU's peripheral address space for runtime parameter access. Use Value: Page write reduces OTA update latency; WP pin prevents accidental overwrite during firmware upgrade. |
| Automotive Body Control Module (BCM) | Medical Diagnostic Equipment Settings |
Use Scenario: Saving seat/mirror position presets, lighting modes, and door lock preferences in 12 V automotive systems with local 3.3 V regulation. IC Role / Device Role / Timing Role: Dedicated SPI EEPROM interfaced to BCM MCU for persistent user preference storage. Use Value: −40°C to +85°C rating meets AEC-Q100 Grade 3 requirements; block protection secures safety-critical defaults. | Use Scenario: Storing calibration constants, operator IDs, and audit logs in portable ultrasound or glucose meters. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory used during power-on self-test and diagnostic reporting. Use Value: 1 million endurance supports frequent recalibration; HOLD pin ensures uninterrupted communication during EMI events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit capacity, same 1.8–5.5 V range, but uses standard SOIC-8 (8S1) not MLP 2×3 | Higher density for larger configuration sets; incompatible footprint requires PCB redesign | Select when >1 Kbit storage needed and SOIC layout is acceptable |
| AT25128AN-10SU-1.8 | 128 Kbit, JEDEC SOIC-8 package, identical 1.8 V operation and SPI timing specs | Same pinout as AT25010A-10PU-1.8 but higher density; not pin-compatible with AT25010AY6-10YH-1.8's DFN | Choose for drop-in replacement in SOIC-based designs needing more memory |
Compared with M95128-WMN6TP and AT25128AN-10SU-1.8, the AT25010AY6-10YH-1.8 delivers minimal footprint (2×3 mm DFN), optimal for ultra-compact boards, while trading density for space efficiency-making it ideal where board area is constrained and 1 Kbit suffices.
Availability
AT25010AY6-10YH-1.8 is available at Aetrix Electronics and suitable for industrial sensor nodes, consumer IoT devices, automotive body control modules, and medical diagnostic equipment requiring stable component supply and long-term manufacturability.
Supply support for AT25010AY6-10YH-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and memory solutions, with broad industrial and automotive qualification capabilities.
The AT25010A family was designed for low-voltage, space-constrained embedded systems requiring reliable, SPI-accessible nonvolatile storage-targeting applications where pin count, power, and footprint are critical constraints.
FAQ
What is the package type and lead finish of AT25010AY6-10YH-1.8?
AT25010AY6-10YH-1.8 uses an 8-lead Ultra Thin mini-MAP (MLP 2×3 mm) DFN package with NiPdAu lead finish, indicated by the "H" suffix. This RoHS-compliant, halogen-free construction supports fine-pitch reflow assembly and offers improved thermal performance versus SOIC or TSSOP variants. The package has no leads-terminals are exposed copper pads on the bottom surface.
Does AT25010AY6-10YH-1.8 support both SPI Mode 0 and Mode 3?
Yes, AT25010AY6-10YH-1.8 supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1), as confirmed in its official datasheet. However, the datasheet explicitly documents timing and behavior only for Mode 0 operation. Designers using Mode 3 must verify timing margins and signal integrity under their specific MCU configuration.
How does the HOLD pin function during an active SPI transaction on AT25010AY6-10YH-1.8?
During an active SPI transaction, asserting HOLD low (while SCK is low) suspends communication without resetting the internal sequence. The SO pin goes high-impedance, SI is ignored, and the device retains address and instruction state. To resume, bring HOLD high while SCK remains low-the next SCK edge continues from the suspended bit position. This enables deterministic pause/resume for interrupt handling.
What write protection mechanisms does AT25010AY6-10YH-1.8 provide?
AT25010AY6-10YH-1.8 provides dual-layer write protection: hardware via the WP pin (low disables all writes instantly), and software via status register bits BP0/BP1 that configure 0%, 25%, 50%, or 100% block protection. Both require WREN to be issued first, and WP override takes precedence-ensuring failsafe data integrity even if firmware misbehaves.
Is AT25010AY6-10YH-1.8 suitable for automotive applications?
AT25010AY6-10YH-1.8 is rated for industrial temperature (−40°C to +85°C) and carries no AEC-Q100 qualification. While it may function in some automotive subsystems, Microchip explicitly states in the datasheet disclaimer that "Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life." For automotive use, consult Microchip's officially qualified automotive EEPROM portfolio.
AT25010AY6-10YH-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-Mini Map (2x3)
AT25010AY6-10YH-1.8 FAQ
1.How can I place an order for AT25010AY6-10YH-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25010AY6-10YH-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25010AY6-10YH-1.8 reliable?
The price and inventory of AT25010AY6-10YH-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010AY6-10YH-1.8 is usually 5 days.
3.What payment methods are accepted for AT25010AY6-10YH-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010AY6-10YH-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25010AY6-10YH-1.8?
AT25010AY6-10YH-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25010AY6-10YH-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25010AY6-10YH-1.8?
For technical support, including AT25010AY6-10YH-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010AY6-10YH-1.8 requirements.
6.How does Aetrix verify that AT25010AY6-10YH-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25010AY6-10YH-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010AY6-10YH-1.8 meets industry standards.
7.What is the process for return or replacement of AT25010AY6-10YH-1.8?
All AT25010AY6-10YH-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25010AY6-10YH-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25010AY6-10YH-1.8 part is unused and in its original packaging.
Return procedure for AT25010AY6-10YH-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25010AY6-10YH-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

