Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25010B-MAPD-E

Name: AT25010B-MAPD-E
Brand: Microchip Technology
SKU: AT25010B-MAPD-E
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25010B-MAPD-E

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-UFDFN Exposed Pad

Datasheet:: AT25010B-MAPD-E.pdf

Description:: IC EEPROM 1KBIT SPI 5MHZ 8UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,732

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25010B-MAPD-E from Microchip Technology is a 1 Kbit (128 × 8) SPI serial EEPROM with automotive-grade AEC-Q100 qualification, operating from 1.7V to 5.5V, supporting 5 MHz clock rate at 5V, and featuring 8-byte page write mode for embedded control storage in engine control units, body electronics, and ADAS modules.

For engineers reviewing the AT25010B-MAPD-E datasheet, AT25010B-MAPD-E pinout, AT25010B-MAPD-E application, or AT25010B-MAPD-E equivalent, key selection criteria include its Grade 1 temperature range (−40°C to +125°C), hardware/software write protection via WP pin and STATUS register, and compatibility with SPI Modes 0 and 3 in space-constrained automotive PCBs.

Technical Context

The AT25010B-MAPD-E implements a synchronous SPI slave interface with fixed 8-bit instruction register, MSb-first data framing, and dual-mode SCK polarity support (Mode 0: idle low; Mode 3: idle high). It uses internal high-voltage generation for EEPROM cell programming and includes dedicated circuitry for HOLD suspension and WP-driven hardware lockout.

Its STATUS register (8-bit, nonvolatile BP1/BP0, volatile WEL and RDY/BSY bits) enables configurable block protection (1/4, 1/2, or full array) and real-time readiness monitoring. The device enters Standby mode at power-up with WEL = 0 and RDY/BSY = 0, requiring explicit WREN before WRITE or WRSR commands.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	1,024 bits (128 words × 8 bits); sufficient for calibration tables, fault logs, and configuration parameters in Tier-1 automotive ECUs.
Supply voltage range	1.7V–5.5V (Grade 3) / 2.5V–5.5V (Grade 1); supports wide-input DC-DC rails in vehicle battery systems with cold-crank tolerance.
Max clock frequency	5 MHz at VCC = 5V; enables sub-200 µs byte reads and efficient firmware update staging in real-time control loops.
Write endurance	1,000,000 cycles; ensures reliable logging over 15+ years of daily vehicle operation under AEC-Q100 stress conditions.
Data retention	100 years at TA = 55°C; guarantees integrity of safety-critical calibration data across full vehicle lifecycle without refresh.
Operating temperature	−40°C to +125°C (AEC-Q100 Grade 1); qualified for under-hood placement in powertrain and transmission control modules.
Page write size	8 bytes per write cycle; reduces bus overhead vs. byte-write and aligns with CAN FD payload boundaries for OTA parameter updates.

Pinout & Package

AT25010B-MAPD-E is housed in an 8-lead SOIC package (3.9 mm × 4.9 mm, 1.27 mm pitch), compatible with standard surface-mount assembly and automotive reflow profiles.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable; must transition high→low before SCK to initiate command sequence; requires pull-up ≤10 kΩ for robust power-up behavior.
SO	Serial Data Output	Tri-state output; drives data on falling edge of SCK; remains high-Z when CS is high or during HOLD assertion.
WP	Write-Protect	Hardware lockout: pulls low to inhibit all writes (including STATUS register); does not interrupt ongoing internal write cycles.
GND	Ground reference	System ground return path; connects to exposed pad in UDFN variants (not applicable to SOIC).
SI	Serial Data Input	Command/address/data input; latches on rising edge of SCK; ignored during HOLD or when CS is high.
SCK	Serial Clock	Master-generated clock; defines SPI Mode 0 (idle low) or Mode 3 (idle high); timing critical for tSU/tH compliance.
HOLD	Suspend Serial Input	Pauses communication mid-sequence when asserted low during SCK low; SO goes high-Z; SI/SCK ignored until deasserted.
VCC	Device Power Supply	1.7V–5.5V supply; requires monotonic ramp ≤0.1 V/µs and stable ≥100 µs delay before first command after power-up.

Key Features

Feature	Design Value
AEC-Q100 Grade 1 qualification	Validated for −40°C to +125°C operation with extended reliability testing-enables direct use in powertrain and chassis control modules without derating.
Hardware + software write protection	Combines dedicated WP pin (instant hardware lock) with nonvolatile BP1/BP0 bits (configurable 1/4, 1/2, or full-array software lock) for layered data security.
8-byte page write mode	Reduces average write time by 7× vs. byte-write; minimizes bus occupation during firmware parameter updates in time-sensitive automotive networks.
HOLD pin suspend function	Allows master to pause ongoing read/write sequences without resetting state-critical for deterministic interrupt handling in RTOS-based ECUs.
Self-timed write cycle ≤5 ms	Eliminates need for external timeout logic; RDY/BSY bit in STATUS register provides precise polling-ready indication for scheduler integration.
Green RoHS-compliant packaging	Lead-free, halide-free SOIC package meets automotive ELV Directive and supports lead-free reflow soldering with JEDEC J-STD-020 profile.

Applications

Engine Control Unit (ECU)	Advanced Driver Assistance Systems (ADAS)
Use Scenario: Storing adaptive fuel trim values, misfire counters, and OBD-II diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration and event logging memory interfaced directly to MCU's SPI peripheral; accessed during boot and runtime diagnostics. Use Value: 100-year data retention and 1M-cycle endurance ensure DTC history remains intact over full vehicle lifetime, even with frequent engine start-stop events.	Use Scenario: Holding camera calibration offsets, radar sensor alignment data, and lane-departure warning thresholds updated during dealer service or OTA campaigns. IC Role / Device Role / Timing Role: Secure, write-protected parameter store accessed via SPI during system initialization and calibration routines. Use Value: Block write protection (BP1/BP0) prevents accidental overwrite of safety-critical calibration data while allowing field updates to user-configurable settings.
Body Control Module (BCM)	Electric Power Steering (EPS)
Use Scenario: Retaining seat/mirror position presets, lighting configuration, and door lock preferences across battery disconnect events. IC Role / Device Role / Timing Role: Low-power serial EEPROM sharing SPI bus with other peripherals; accessed during wake-up from sleep mode. Use Value: 0.1 µA standby current at 1.7V extends battery life during prolonged vehicle dormancy, meeting OEM requirements for <10 µA total BCM quiescent draw.	Use Scenario: Storing torque sensor zero-point compensation, motor phase advance maps, and fault recovery states for fail-operational steering assist. IC Role / Device Role / Timing Role: Safety-relevant nonvolatile memory with AEC-Q100 Grade 1 qualification; accessed during ASIL-B compliant startup self-test. Use Value: −40°C to +125°C operation ensures reliable parameter access during extreme ambient conditions, including under-hood EPS motor heat soak.

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing adaptive fuel trim values, misfire counters, and OBD-II diagnostic trouble codes (DTCs) that persist across ignition cycles.

IC Role / Device Role / Timing Role: Nonvolatile configuration and event logging memory interfaced directly to MCU's SPI peripheral; accessed during boot and runtime diagnostics.

Use Value: 100-year data retention and 1M-cycle endurance ensure DTC history remains intact over full vehicle lifetime, even with frequent engine start-stop events.

Use Scenario: Holding camera calibration offsets, radar sensor alignment data, and lane-departure warning thresholds updated during dealer service or OTA campaigns.

IC Role / Device Role / Timing Role: Secure, write-protected parameter store accessed via SPI during system initialization and calibration routines.

Use Value: Block write protection (BP1/BP0) prevents accidental overwrite of safety-critical calibration data while allowing field updates to user-configurable settings.

Body Control Module (BCM)

Electric Power Steering (EPS)

Use Scenario: Retaining seat/mirror position presets, lighting configuration, and door lock preferences across battery disconnect events.

IC Role / Device Role / Timing Role: Low-power serial EEPROM sharing SPI bus with other peripherals; accessed during wake-up from sleep mode.

Use Value: 0.1 µA standby current at 1.7V extends battery life during prolonged vehicle dormancy, meeting OEM requirements for <10 µA total BCM quiescent draw.

Use Scenario: Storing torque sensor zero-point compensation, motor phase advance maps, and fault recovery states for fail-operational steering assist.

IC Role / Device Role / Timing Role: Safety-relevant nonvolatile memory with AEC-Q100 Grade 1 qualification; accessed during ASIL-B compliant startup self-test.

Use Value: −40°C to +125°C operation ensures reliable parameter access during extreme ambient conditions, including under-hood EPS motor heat soak.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95128-DRMN6TP/K	128 Kbit capacity, 20 MHz max clock, same SOIC-8 package; higher density but no HOLD pin or AEC-Q100 Grade 1 rating.	Targeted at industrial automation where extended temp range is not required; lacks automotive qualification and suspend capability.	Select when >1 Kbit storage is needed and Grade 1 qualification is unnecessary; verify WP/HOLD absence does not impact system-level suspend logic.
BR24G01FJ-3GE2	I²C interface (not SPI), 1 Kbit, AEC-Q100 Grade 2 (−40°C to +105°C); lower max clock (1 MHz), no page write mode.	Suitable for cost-sensitive body electronics with existing I²C infrastructure; incompatible with SPI-only microcontrollers.	Choose only if host MCU lacks SPI or already uses I²C for other peripherals; note slower write throughput and reduced temperature margin vs. AT25010B-MAPD-E.

Compared with M95128-DRMN6TP/K and BR24G01FJ-3GE2, AT25010B-MAPD-E uniquely delivers AEC-Q100 Grade 1 qualification, HOLD suspend functionality, and SPI Mode 0/3 flexibility in a 1 Kbit footprint-making it the only option qualified for safety-critical under-hood SPI EEPROM roles.

Availability

AT25010B-MAPD-E is available at Aetrix Electronics and suitable for engine control units, ADAS sensors, body control modules, and electric power steering systems requiring stable component supply with automotive-grade traceability and long-term lifecycle support.

Supply support for AT25010B-MAPD-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad automotive qualification and functional safety expertise.

The AT25010B-MAPD-E belongs to Microchip's automotive-qualified serial EEPROM product line, designed specifically for reliable nonvolatile data storage in harsh-temperature, safety-aware vehicle subsystems.

FAQ

What is the maximum clock frequency supported by AT25010B-MAPD-E?

The AT25010B-MAPD-E supports up to 5 MHz clock frequency at VCC = 5.0V. At lower supply voltages (e.g., 1.7V–2.5V), the maximum clock rate is reduced per AC characteristics in DS20006285B; design margins should be verified using tWH/tWL timing constraints. This 5 MHz limit enables fast read access for real-time ECU parameter lookups without compromising signal integrity on PCB traces.

Does AT25010B-MAPD-E support SPI Mode 3, and how is it configured?

Yes, AT25010B-MAPD-E supports both SPI Mode 0 (SCK idle low) and Mode 3 (SCK idle high), as explicitly stated in its datasheet. No configuration is required-the device automatically adapts based on the SCK polarity during CS assertion. The master must maintain consistent SCK idle state before and after each CS low pulse; mismatched idle states will cause communication failure. Mode 3 is commonly used with certain automotive MCUs to avoid metastability on clock edges.

How does the HOLD pin function during an active write cycle in AT25010B-MAPD-E?

The HOLD pin has no effect on an ongoing internal write cycle in AT25010B-MAPD-E; once the self-timed 5 ms write begins, asserting HOLD will not pause or abort it. HOLD only suspends serial command/data transfer-SO goes high-Z, and SI/SCK are ignored-but the EEPROM array programming continues uninterrupted. This ensures data integrity during master interrupts while preserving deterministic write completion timing.

What write protection mechanisms are implemented in AT25010B-MAPD-E?

AT25010B-MAPD-E implements dual-layer write protection: hardware-level inhibition via the WP pin (low = all writes blocked), and software-configurable block protection via BP1/BP0 bits in the STATUS register (00 = none, 01 = 1/4 array, 10 = 1/2 array, 11 = full array). Both mechanisms operate independently-WP overrides STATUS register settings, providing fail-safe lockout even if firmware corrupts BP bits. Factory default is BP1/BP0 = 00 and WP = high.

Is AT25010B-MAPD-E pin-compatible with other members of the AT25010B/AT25020B/AT25040B family?

Yes, AT25010B-MAPD-E shares identical pinout, package dimensions, and electrical interface with AT25020B and AT25040B across all supported packages (SOIC, TSSOP, UDFN). The only differences are memory density (1K/2K/4K) and corresponding address bit handling (A8 is "don't care" for AT25010B). This allows drop-in replacement during design-in or BOM optimization without layout changes, provided firmware correctly manages the smaller address space.

AT25010B-MAPD-E Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 128 x 8

Memory Interface:: SPI

Clock Frequency:: 5 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-UDFN (2x3)

AT25010B-MAPD-E FAQ

1.How can I place an order for AT25010B-MAPD-E through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25010B-MAPD-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25010B-MAPD-E reliable?

The price and inventory of AT25010B-MAPD-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010B-MAPD-E is usually 5 days.

3.What payment methods are accepted for AT25010B-MAPD-E?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010B-MAPD-E transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25010B-MAPD-E?

AT25010B-MAPD-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25010B-MAPD-E order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25010B-MAPD-E?

For technical support, including AT25010B-MAPD-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010B-MAPD-E requirements.

6.How does Aetrix verify that AT25010B-MAPD-E is sourced from the original manufacturer or authorized distributors?

All AT25010B-MAPD-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010B-MAPD-E meets industry standards.

7.What is the process for return or replacement of AT25010B-MAPD-E?

All AT25010B-MAPD-E units undergo pre-shipment inspection (PSI). If there is an issue with AT25010B-MAPD-E, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25010B-MAPD-E part is unused and in its original packaging.

Return procedure for AT25010B-MAPD-E:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…