Microchip Technology AT25010B-XHL-T
- Part No.:
- AT25010B-XHL-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25010B-XHL-T.pdf
- Description:
- IC EEPROM 1KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:14,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25010B-XHL-T from Microchip Technology is a 1 Kbit (128 × 8) SPI Serial EEPROM IC designed for nonvolatile data storage in microcontroller-based systems. It operates from 1.8V to 5.5V, supports 20 MHz clock rate at 5V, features hardware/software write protection via WP pin and STATUS register, and delivers 1,000,000 write cycles with 100-year data retention - deployed in industrial sensor calibration and embedded configuration storage.
For engineers reviewing the AT25010B-XHL-T datasheet, AT25010B-XHL-T pinout, AT25010B-XHL-T application, or AT25010B-XHL-T equivalent, key selection considerations include its 8-lead SOIC package, SPI Mode 0/3 compatibility, 5 ms max self-timed write cycle, block-level write protection (1/4, 1/2, or full array), and HOLD pin support for serial communication suspension without reset.
Technical Context
The AT25010B-XHL-T implements a synchronous SPI slave interface with fixed MSB-first data framing, rising-edge input sampling on SI, and falling-edge output shifting on SO. Its internal architecture includes a high-voltage generation circuit for EEPROM programming, a STATUS register with BP1/BP0 bits for nonvolatile block protection control, and a Power-on Reset (POR) circuit ensuring stable initialization before instruction acceptance.
It supports dual SPI modes (0 and 3) with identical timing behavior - differing only in SCK idle polarity - and integrates both hardware (WP pin) and software (WRSR command) write enable/disable mechanisms. The HOLD pin enables pause/resume of ongoing serial transfers while preserving internal state, independent of CS deassertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1,024 bits (128 words × 8 bits); sufficient for firmware boot flags, device ID, or small configuration tables |
| Supply Voltage Range | 1.8 V to 5.5 V; enables direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifters |
| Max Clock Frequency | 20 MHz at VCC = 4.5–5.5 V; supports high-speed read/write in resource-constrained MCU systems |
| Write Cycle Time | ≤5 ms maximum; enables deterministic timeout handling in real-time firmware without polling overhead |
| Endurance & Retention | 1,000,000 write cycles / 100 years data retention at 55°C; validated for long-life industrial deployment |
| Operating Temperature | -40°C to +85°C industrial grade; qualified for use in automotive body control modules and factory automation nodes |
| ESD Protection | >4,000 V HBM; reduces need for external ESD protection in board-level design |
Pinout & Package
AT25010B-XHL-T is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with standard JEDEC MS-012AC footprint (5.3 mm × 4.4 mm, 1.27 mm pitch). Pin 1 is marked with a beveled corner or dot; leads are gull-wing shaped and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must transition low before SCK to initiate SPI frame; requires pull-up resistor (≤10 kΩ) to VCC for robust power-up behavior |
| SO | Serial Data Output | Tri-state output; drives data on falling edge of SCK; enters high-impedance when CS is high or HOLD is asserted |
| WP | Write-Protect | Hardware lock: pulls low to inhibit all write operations (WREN, WRITE, WRSR); does not affect ongoing internal writes |
| GND | Ground Reference | Primary return path for VCC and all I/O; must be connected to system ground plane for noise immunity |
| SI | Serial Data Input | Input for opcodes, addresses, and data; latched on rising edge of SCK; ignored during HOLD or CS high |
| SCK | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO output; idle polarity determines SPI mode (0 or 3) |
| HOLD | Suspend Control | Pauses serial transfer mid-frame when asserted low during SCK low; preserves internal state; no effect on active write cycles |
| VCC | Power Supply | 1.8–5.5 V supply; requires local 0.1 µF ceramic decoupling capacitor placed within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte page write mode | Enables burst programming of up to 8 bytes per WRITE command, reducing total transaction time vs. byte-wise writes |
| Nonvolatile block protection | BP1/BP0 bits in STATUS register retain protection settings across power cycles, enabling permanent configuration lockdown |
| Hardware + software write disable | Combines WP pin (instant hardware lock) and WRDI instruction (software-controlled disable), supporting layered security policies |
| Self-timed internal write cycle | Eliminates need for external timing control; host polls RDSR RDY/BSY bit or uses tWC = 5 ms worst-case delay |
| HOLD pin suspend capability | Allows master to pause ongoing read/write sequences without losing address pointer or command context - critical for interrupt-driven firmware |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during system startup and field recalibration; interfaces via SPI at ≤10 MHz to avoid MCU bus contention. Use Value: Enables field-upgradable calibration without firmware reflash; 100-year retention ensures accuracy over equipment lifetime. | Use Scenario: Holding user-selectable operational modes, alarm thresholds, and audit logs in portable diagnostic instruments. IC Role / Device Role / Timing Role: Secure configuration store with hardware write protection (WP pin tied high during normal operation, pulled low during service mode). Use Value: Prevents accidental overwrite of safety-critical settings; BP1/BP0 bits lock full array during production programming. |
| Automotive Body Control Module | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Saving seat/mirror position memory and lighting presets in 12V vehicle subsystems with wide input voltage variation. IC Role / Device Role / Timing Role: Low-voltage EEPROM operating down to 1.8V during cold-crank conditions; communicates via SPI Mode 0 with automotive-grade MCU. Use Value: Maintains functionality during battery dips; -40°C to +85°C rating ensures reliability under hood temperature extremes. | Use Scenario: Storing delta patches for firmware updates in utility-grade electricity meters requiring zero-downtime field upgrades. IC Role / Device Role / Timing Role: Dual-bank patch storage (primary + backup) managed by meter's bootloader; accessed via HOLD-aware SPI transactions during live operation. Use Value: HOLD pin allows seamless patch loading without interrupting real-time metering; 1M endurance supports frequent update cycles over 15+ years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95010-WMN6TP | STMicroelectronics 1 Kbit SPI EEPROM; identical 8-lead SOIC package, 1.8–5.5 V, 10 MHz max clock (vs. 20 MHz), 5 ms write cycle | Limited to 10 MHz clock; lacks HOLD pin; STATUS register has different BP bit mapping (BP0 only) | Choose when HOLD functionality is unnecessary and lower speed suffices; verify BP bit compatibility in existing firmware |
| BR25G010FJ-WE2 | Rohm 1 Kbit SPI EEPROM; same SOIC-8, 1.7–5.5 V, 20 MHz clock, but uses different opcode set and lacks WP pin (software-only protection) | No hardware write-protection pin; requires firmware-level WEL management; different power-up default STATUS state | Select where board layout cannot accommodate WP routing; confirm opcode and STATUS register behavior match legacy driver stack |
Compared with M95010-WMN6TP and BR25G010FJ-WE2, the AT25010B-XHL-T provides superior timing headroom (20 MHz), integrated HOLD functionality for interrupt-safe access, and dual hardware/software write protection - making it optimal for real-time embedded systems requiring deterministic SPI interaction and robust data integrity.
Availability
AT25010B-XHL-T is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT25010B-XHL-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified manufacturing and global distribution.
The AT25010B-XHL-T belongs to Microchip's AT25xxx family of SPI Serial EEPROMs, engineered for reliable, low-power nonvolatile storage in space-constrained industrial and automotive applications where extended data retention and robust SPI interoperability are essential.
FAQ
What is the maximum SPI clock frequency supported by the AT25010B-XHL-T?
The AT25010B-XHL-T supports up to 20 MHz SPI clock frequency when VCC is between 4.5 V and 5.5 V. At 2.5–5.5 V, the maximum is 10 MHz, and at 1.8–5.5 V, it drops to 5 MHz. These limits are defined in the AC Characteristics table of the DS20006251A datasheet and reflect guaranteed timing margins across voltage and temperature ranges. Always validate timing with tSU, tH, and tWH/tWL parameters for your specific VCC and ambient conditions.
Does the AT25010B-XHL-T require external pull-up resistors on its control pins?
Yes - the AT25010B-XHL-T requires a pull-up resistor (≤10 kΩ) on the CS pin to ensure proper power-up behavior, as specified in Section 2.1 of the datasheet. While WP and HOLD can be actively driven, leaving them unconnected risks undefined states; Microchip recommends tying WP high (for normal operation) and HOLD high (to disable suspend) unless actively used. No pull-ups are needed on SO, SI, or SCK, as these are actively driven or clocked.
How does the HOLD pin function during an active write cycle in the AT25010B-XHL-T?
The HOLD pin has no effect on an active internal write cycle in the AT25010B-XHL-T. As stated in Section 5.3, "the Hold mode does not have an effect on the internal write cycle." If a WRITE command has already triggered the self-timed 5 ms programming sequence, asserting HOLD will pause only serial communication - not the EEPROM cell programming. The device continues writing and sets the RDY/BSY bit to '1' until completion, after which SO resumes normal operation upon HOLD deassertion.
Can the AT25010B-XHL-T be used in a 1.8 V system without level translation?
Yes - the AT25010B-XHL-T is fully specified for 1.8 V operation, including DC characteristics (VIL/VIH thresholds), AC timing (5 MHz max clock), and functional behavior. Its input thresholds scale with VCC (e.g., VIH ≥ 0.7×VCC), and output drive strength meets VOL/VOH specs at 1.8 V (VOL2 ≤ 0.2 V, VOH2 ≥ VCC − 0.2 V). No level translation is required when interfacing with 1.8 V MCUs, provided PCB layout minimizes noise on VCC and GND.
What happens to the STATUS register after power cycling the AT25010B-XHL-T?
After power cycling, the AT25010B-XHL-T retains the nonvolatile bits of the STATUS register - specifically BP1 and BP0 (block protection settings) - unchanged, as confirmed in Section 4.6.5. However, volatile bits reset: WEL (Write Enable Latch) returns to '0', and RDY/BSY returns to '0' (ready state). The device powers up in Standby mode; a CS low transition is required before any instruction, and WREN must be issued before write operations.
AT25010B-XHL-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25010B-XHL-T FAQ
1.How can I place an order for AT25010B-XHL-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25010B-XHL-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25010B-XHL-T reliable?
The price and inventory of AT25010B-XHL-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25010B-XHL-T is usually 5 days.
3.What payment methods are accepted for AT25010B-XHL-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25010B-XHL-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25010B-XHL-T?
AT25010B-XHL-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25010B-XHL-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25010B-XHL-T?
For technical support, including AT25010B-XHL-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25010B-XHL-T requirements.
6.How does Aetrix verify that AT25010B-XHL-T is sourced from the original manufacturer or authorized distributors?
All AT25010B-XHL-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25010B-XHL-T meets industry standards.
7.What is the process for return or replacement of AT25010B-XHL-T?
All AT25010B-XHL-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25010B-XHL-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25010B-XHL-T part is unused and in its original packaging.
Return procedure for AT25010B-XHL-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25010B-XHL-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
