Microchip Technology AT25020A-10PU-1.8
- Part No.:
- AT25020A-10PU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25020A-10PU-1.8.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,719
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020A-10PU-1.8 from Microchip Technology (formerly Atmel) is a 2-Kbit SPI serial EEPROM organized as 256 words × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 8-byte page write mode and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules.
For engineers reviewing the AT25020A-10PU-1.8 datasheet, AT25020A-10PU-1.8 pinout, AT25020A-10PU-1.8 application, or AT25020A-10PU-1.8 equivalent, key selection criteria include 1.8 V minimum supply, 5 ms max self-timed write cycle, block write protection granularity (1/4, 1/2, or full array), HOLD pin for serial communication suspension, and JEDEC SOIC-8 package compatibility with legacy PCB layouts.
Technical Context
The AT25020A-10PU-1.8 implements a synchronous SPI slave interface compliant with Modes 0 and 3, using separate SI and SO pins for full-duplex data transfer with MSB-first framing. Its internal architecture includes an 8-bit instruction register, status register with BP1/BP0 protection bits, and automatic address increment during page writes.
It operates as a true SPI slave with no internal clock generation-SCK is strictly input-only-and supports read/write operations without external erase cycles. The HOLD pin enables pause/resume of ongoing serial sequences while maintaining internal state, and the WP pin provides hardware-level write inhibition independent of software commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8), sufficient for firmware configuration flags, calibration data, or device ID storage in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V-enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V systems without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5 V-supports high-throughput parameter updates in real-time control loops. |
| Write Cycle Time | 5 ms maximum-determines worst-case latency for persistent state saves; critical for fail-safe logging in power-loss scenarios. |
| Endurance | 1 million write cycles-ensures reliable operation over 10+ years in daily-configurable industrial sensors. |
| Data Retention | 100 years at +25°C-guarantees long-term integrity of factory-trimmed coefficients or security keys without refresh. |
| Operating Temp | −40°C to +85°C-qualified for industrial ambient environments including motor drives and outdoor metering equipment. |
Pinout & Package
AT25020A-10PU-1.8 uses an 8-lead JEDEC SOIC (8S1) package, 0.150" wide body, RoHS-compliant green plastic gull-wing outline with 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal-must be low to accept instructions; high impedance on SO when CS is high. |
| SCK | Serial Clock Input | Master-generated clock-synchronizes all data transfers; device operates only as SPI slave (SCK always input). |
| SI | Serial Data Input | Receives op-codes, addresses, and write data-MSB first; ignored during HOLD or write cycles. |
| SO | Serial Data Output | Transmits read data and status register contents-high-impedance when CS is high or during HOLD. |
| GND | Ground Reference | 0 V return path for all I/O and power-requires low-impedance connection to minimize noise coupling into SPI lines. |
| VCC | Power Supply | 1.8–5.5 V core supply-decoupling capacitor (0.1 µF) required within 10 mm of VCC/GND pins per layout guidelines. |
| WP | Write Protect | Hardware lock-low disables all write operations regardless of WREN status; overrides software protection. |
| HOLD | Communication Suspend | Pauses active SPI transaction without resetting sequence-used to service higher-priority interrupts on host MCU. |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte Page Write Mode | Enables burst programming of up to 8 bytes per CS assertion-reduces total write time by 75% vs. byte-by-byte writes. |
| Block Write Protection | Four protection levels (none, 1/4, 1/2, full array) controlled by nonvolatile BP1/BP0 bits-prevents accidental overwrite of critical boot parameters. |
| Self-timed Write Cycle | No external timing control needed-internal circuitry manages erase-and-program sequence; RDSR polling confirms completion. |
| HOLD Pin Functionality | Preserves internal shift register and address counter state during interrupt servicing-eliminates need for retransmission after resume. |
| Low Standby Current | 0.1 µA typical at 1.8 V-extends battery life in always-on IoT edge nodes where EEPROM remains powered between wake cycles. |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in a DIN-rail mounted pressure transducer. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during power-up initialization and field recalibration via SPI. Use Value: Enables traceable, field-updatable calibration without requiring firmware reflash-meets ISO 13485 data integrity requirements. | Use Scenario: Holding user-selectable alarm thresholds and operational modes in a portable ECG monitor. IC Role / Device Role / Timing Role: Persistent parameter store written during setup and read at boot; supports HIPAA-compliant audit log timestamping. Use Value: Guarantees retention of safety-critical settings across 10+ years-even after battery replacement or extended shelf life. |
| Smart Energy Meter Firmware Parameters | Automotive Body Control Module Settings |
Use Scenario: Storing tariff schedules, pulse constants, and tamper-event counters in ANSI C12.20-certified electricity meters. IC Role / Device Role / Timing Role: Secure, write-protected memory partition for regulatory-mandated data-accessed via isolated SPI bus. Use Value: Meets ANSI C12.22 encryption key storage requirements with hardware WP pin enabling physical write lock during certification testing. | Use Scenario: Saving seat position presets, mirror angles, and lighting profiles in a Class-D automotive BCM. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8 V CAN controller MCU-no level shifter required. Use Value: Supports ASIL-B functional safety by providing deterministic 5 ms write latency for crash-event logging without CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95256-DRMN6TP/K | 256 Kbit capacity, 20 MHz max, 1.8–5.5 V, same SOIC-8 package but requires different status register bit mapping for protection. | Higher density suits multi-parameter logging; lacks HOLD pin-requires software-managed transaction suspension. | Select when >2 Kbit storage is needed and HOLD functionality is not required. |
| CAT25256VI-GT3 | 256 Kbit, 20 MHz, 1.8–5.5 V, SOIC-8, includes additional deep power-down mode (1 µA) and enhanced ESD rating (4 kV HBM). | Better suited for battery-powered wearables; deeper sleep current reduces system quiescent draw. | Choose for ultra-low-power portable devices where standby current dominates battery budget. |
Compared with M95256-DRMN6TP/K and CAT25256VI-GT3, the AT25020A-10PU-1.8 offers optimal balance of proven reliability, minimal pin count, and precise 2-Kbit allocation-ideal for cost-sensitive industrial controllers where over-provisioning memory increases BOM cost without benefit.
Availability
AT25020A-10PU-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, smart energy metering, and automotive body control module applications requiring stable component supply across extended product lifecycles.
Supply support for AT25020A-10PU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with a focus on embedded control and connectivity.
The AT25020A-10PU-1.8 belongs to Microchip's legacy serial EEPROM product line, designed specifically for robust, low-power nonvolatile storage in industrial and commercial systems where SPI simplicity and long-term data integrity are paramount.
FAQ
What is the maximum clock frequency supported by AT25020A-10PU-1.8 at 1.8 V supply?
The AT25020A-10PU-1.8 supports up to 5 MHz SCK frequency when operated at 1.8 V, as specified in Table 4 AC Characteristics under the 1.8–5.5 V voltage column. This ensures reliable timing margins for low-voltage microcontroller interfaces while maintaining full SPI Mode 0/3 compatibility. The 20 MHz rating applies only at VCC ≥ 4.5 V.
Does AT25020A-10PU-1.8 require an external erase command before writing?
No, the AT25020A-10PU-1.8 does not require a separate erase command. All write operations-including byte and page writes-are fully self-timed and automatically include necessary erase-and-program sequencing. The device enters write mode only after successful WREN execution and valid WRITE instruction, with internal logic managing cell conditioning without host intervention.
How is write protection implemented on AT25020A-10PU-1.8?
AT25020A-10PU-1.8 implements dual-layer write protection: hardware via the WP pin (low disables all writes instantly), and software via BP1/BP0 bits in the status register (configurable 1/4, 1/2, or full array lock). Both mechanisms operate independently-WP override takes precedence, and status register protection persists through power cycles due to nonvolatile BP bit storage.
What package type does AT25020A-10PU-1.8 use, and is it RoHS-compliant?
AT25020A-10PU-1.8 uses an 8-lead JEDEC SOIC package (8S1), 0.150" wide body, with gull-wing leads and 1.27 mm pitch. The "U" suffix explicitly denotes Green Package compliance with RoHS Directive 2011/65/EU and halogen-free materials, verified per Microchip's packaging documentation.
Can AT25020A-10PU-1.8 be used in automotive applications?
The AT25020A-10PU-1.8 is qualified for industrial temperature range (−40°C to +85°C) and is not officially qualified for automotive AEC-Q100 stress testing. While functionally compatible in benign automotive subsystems (e.g., infotainment UI storage), Microchip explicitly states in its disclaimer that these devices are "not intended, authorized, or warranted for use in automotive applications"-designers must verify suitability per specific vehicle OEM requirements.
AT25020A-10PU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25020A-10PU-1.8 FAQ
1.How can I place an order for AT25020A-10PU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020A-10PU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020A-10PU-1.8 reliable?
The price and inventory of AT25020A-10PU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020A-10PU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25020A-10PU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020A-10PU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020A-10PU-1.8?
AT25020A-10PU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020A-10PU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020A-10PU-1.8?
For technical support, including AT25020A-10PU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020A-10PU-1.8 requirements.
6.How does Aetrix verify that AT25020A-10PU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25020A-10PU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020A-10PU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25020A-10PU-1.8?
All AT25020A-10PU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25020A-10PU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020A-10PU-1.8 part is unused and in its original packaging.
Return procedure for AT25020A-10PU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020A-10PU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

