My Inquiry
My Account
Microchip Technology AT25020A-10TU-1.8-T
- Part No.:
- AT25020A-10TU-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25020A-10TU-1.8-T.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,004
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020A-10TU-1.8-T from Microchip Technology (formerly Atmel) is a 2-Kbit SPI serial EEPROM organized as 256 words × 8 bits, operating from 1.8 V to 5.5 V with 5 MHz max clock rate at 1.8 V, 8-byte page write capability, and hardware/software write protection. It serves as nonvolatile configuration storage in industrial sensor nodes, power management ICs, and embedded microcontroller peripherals requiring low-voltage operation.
For engineers reviewing the AT25020A-10TU-1.8-T datasheet, AT25020A-10TU-1.8-T pinout, AT25020A-10TU-1.8-T application, or AT25020A-10TU-1.8-T equivalent, this page delivers verified pin functions, real-world timing constraints, block protection mapping for AT25020A, endurance and retention specs, and validated alternative parts for design continuity.
Technical Context
The AT25020A-10TU-1.8-T implements a synchronous SPI slave interface compliant with Modes 0 and 3, using separate SI/SO lines and supporting MSB-first data transfer. Its internal architecture includes an 8-bit instruction register, status register with BP1/BP0 block protection bits, and automatic address increment during page writes.
It features dual write-protection mechanisms: hardware via the WP pin (active-low inhibit) and software via WRSR-configurable block protection (1/4, 1/2, or full array), plus HOLD pin support for pausing ongoing serial transfers without resetting the sequence. All write cycles are self-timed with 5 ms maximum duration and require explicit WREN before WRITE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8), sufficient for firmware boot flags, calibration coefficients, or device ID storage in space-constrained designs. |
| VCC Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and compatibility with mixed-voltage systems without level shifters. |
| Max Clock Rate | 5 MHz at 1.8 V - sets practical throughput limit of ~500 kB/s for sequential reads, constrained by voltage-dependent timing. |
| Write Endurance | 1 million cycles - supports frequent parameter updates in programmable power supplies or adaptive sensor calibration loops. |
| Data Retention | 100 years at 25 °C - ensures long-term reliability for unattended infrastructure equipment and medical devices with multi-decade lifespans. |
| Page Write Size | 8 bytes - defines minimum efficient write granularity; exceeding this triggers rollover and overwrites earlier bytes in the same page. |
| Block Protection | Configurable via BP1/BP0: protects 0x00–0xFF (full array), 0x80–0xFF (1/2), or 0xC0–0xFF (1/4) - enables selective locking of critical configuration sectors. |
Pinout & Package
AT25020A-10TU-1.8-T uses an 8-lead TSSOP package (JEDEC MO-153, 3.0 mm × 4.4 mm body, 0.65 mm pitch) with gull-wing leads, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: must be low to accept instructions; high places SO in high-impedance state and suspends communication. |
| SCK | Serial Clock | Input-only master-generated clock; timing parameters (tWH/tWL) vary with VCC (20 ns min at 5 V, 80 ns at 1.8 V). |
| SI | Serial Data Input | Receives op-codes, addresses, and data; MSB-first; ignored during HOLD or when CS is high. |
| SO | Serial Data Output | Drives read data; tri-states when CS high or during HOLD; output valid time (tV) ranges from 0 to 80 ns depending on VCC. |
| GND | Ground Reference | Return path for all I/O and supply currents; requires low-impedance connection to minimize noise coupling into SPI signals. |
| VCC | Power Supply | Single-supply input (1.8–5.5 V); ICC1 = 10 mA max at 5 V/20 MHz read; ISB1 = 0.5 µA max standby at 1.8 V. |
| WP | Write Protect | Hardware lock: low disables all write operations including WREN; no effect once internal write cycle starts. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer when pulled low while SCK is low; resumes on rising edge with SCK low - preserves address counter state. |
Key Features
| Feature | Design Value |
|---|---|
| 1.8 V operation support | Enables integration into ultra-low-power IoT endpoints and battery-backed systems without external regulators. |
| 8-byte page write mode | Reduces write latency vs. byte-by-byte programming; allows burst storage of sensor sample sets or packet headers. |
| Dual write protection (WP + WRSR) | Prevents accidental corruption during firmware updates or brown-out conditions via independent hardware and software layers. |
| HOLD pin functionality | Permits arbitration between multiple masters or CPU interrupt servicing without losing SPI context or requiring reinitialization. |
| Industrial temperature range | Rated for −40 °C to +85 °C operation - suitable for deployment in factory automation controllers and outdoor metering units. |
Applications
| Industrial Sensor Calibration | Power Management Configuration |
|---|---|
|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-ends in pressure or current sensors deployed in HVAC systems. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization; read-only during normal operation. Use Value: Eliminates need for external calibration EEPROM, reducing BOM count and enabling field recalibration via SPI without firmware changes. |
Use Scenario: Holding startup voltage thresholds, overcurrent trip points, and sequencing delays for multi-rail DC-DC controllers in telecom base stations. IC Role / Device Role / Timing Role: Configuration memory mapped to PMIC's control logic; updated only during maintenance mode. Use Value: Enables dynamic reconfiguration of power tree behavior across product variants using identical hardware. |
| Embedded Microcontroller Bootloader | Smart Meter Firmware Metadata |
|
Use Scenario: Storing bootloader version, secure boot flags, and public key hashes in resource-limited MCU-based gateways. IC Role / Device Role / Timing Role: Secure boot integrity anchor; contents verified before executing application code. Use Value: Provides tamper-resistant storage for cryptographic metadata independent of main flash, enhancing root-of-trust robustness. |
Use Scenario: Recording firmware revision, last OTA update timestamp, and utility-specific tariff tables in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Field-updatable configuration database accessed by metering ASIC during daily reporting cycles. Use Value: Supports regulatory compliance updates and regional tariff changes without hardware replacement or factory reprogramming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95256-DWDW4TP/K | 256 Kbit capacity, 20 MHz max clock at 5 V, 1.8–5.5 V supply, same 8-lead TSSOP package. | Higher density supports larger configuration sets; not drop-in due to different instruction set and status register layout. | Select when >2 Kbit storage is required and firmware can accommodate STMicro's command protocol. |
| BR25G256FJ-3GE2 | 256 Kbit, 10 MHz max at 1.8 V, 1.7–5.5 V supply, 8-lead TSSOP, built-in error correction (ECC). | ECC improves data integrity in high-noise environments; differs in HOLD/WP pin behavior and write cycle timing. | Choose for mission-critical applications where bit errors from EMI or radiation must be corrected in hardware. |
Compared with M95256-DWDW4TP/K and BR25G256FJ-3GE2, the AT25020A-10TU-1.8-T offers minimal footprint and proven interoperability with legacy SPI peripherals but lacks ECC and higher-density alternatives - making it optimal for cost-sensitive, low-complexity designs where 2 Kbit suffices.
Availability
AT25020A-10TU-1.8-T is available at Aetrix Electronics and suitable for industrial sensor calibration, power management configuration, and embedded bootloader storage requiring stable component supply across extended production lifecycles.
Supply support for AT25020A-10TU-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT25xxx family of SPI EEPROMs, emphasizing reliability, longevity, and industrial-grade qualification.
The AT25020A belongs to Microchip's serial EEPROM product line, designed specifically for low-voltage, low-power nonvolatile storage in embedded systems where SPI interface simplicity and guaranteed 100-year data retention are critical.
FAQ
What is the maximum clock frequency supported by AT25020A-10TU-1.8-T at 1.8 V?
The AT25020A-10TU-1.8-T supports up to 5 MHz SCK frequency when operated at 1.8 V, as specified in Table 4 of the datasheet under the 1.8–5.5 V column. This is lower than its 20 MHz rating at 5 V due to voltage-dependent internal timing margins. Exceeding 5 MHz at 1.8 V may cause setup/hold violations and unreliable communication.
Does AT25020A-10TU-1.8-T support SPI Mode 3 (CPOL=1, CPHA=1)?
Yes, the AT25020A-10TU-1.8-T explicitly supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as stated in the Features section. However, the datasheet timing diagrams and operational descriptions are based on Mode 0; designers must validate timing margins independently for Mode 3 implementations.
How does block write protection work on AT25020A-10TU-1.8-T?
Block write protection on AT25020A-10TU-1.8-T is controlled by BP1/BP0 bits in the status register (Table 8). For AT25020A, setting BP1=0/BP0=1 protects addresses 0xC0–0xFF (1/4 array), BP1=1/BP0=0 protects 0x80–0xFF (1/2), and BP1=1/BP0=1 locks 0x00–0xFF (entire array). Protection is enforced during WRITE and WRSR commands.
Can AT25020A-10TU-1.8-T be used in automotive applications?
No - the AT25020A-10TU-1.8-T is rated for industrial temperature range (−40 °C to +85 °C) and is not qualified to AEC-Q100 standards. While functional in some automotive subsystems, Microchip explicitly states in the datasheet disclaimer that Atmel products "are not suitable for, and shall not be used in, automotive applications" unless specifically designated.
What happens if the HOLD pin is asserted during an active write cycle on AT25020A-10TU-1.8-T?
The HOLD pin has no effect during an internal write cycle (tWC = 5 ms max); the device ignores HOLD transitions until the write completes and RDY bit clears. HOLD only pauses serial communication during instruction/address/data transfer phases - not during the autonomous internal write operation itself.
AT25020A-10TU-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25020A-10TU-1.8-T FAQ
1.How can I place an order for AT25020A-10TU-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020A-10TU-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020A-10TU-1.8-T reliable?
The price and inventory of AT25020A-10TU-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020A-10TU-1.8-T is usually 5 days.
3.What payment methods are accepted for AT25020A-10TU-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020A-10TU-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020A-10TU-1.8-T?
AT25020A-10TU-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020A-10TU-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020A-10TU-1.8-T?
For technical support, including AT25020A-10TU-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020A-10TU-1.8-T requirements.
6.How does Aetrix verify that AT25020A-10TU-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT25020A-10TU-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020A-10TU-1.8-T meets industry standards.
7.What is the process for return or replacement of AT25020A-10TU-1.8-T?
All AT25020A-10TU-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25020A-10TU-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020A-10TU-1.8-T part is unused and in its original packaging.
Return procedure for AT25020A-10TU-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020A-10TU-1.8-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
