Microchip Technology AT25020AN-10SI-1.8
- Part No.:
- AT25020AN-10SI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25020AN-10SI-1.8.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,955
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020AN-10SI-1.8 from Microchip Technology (formerly Atmel) is a 2-Kbit SPI serial EEPROM organized as 256 words × 8 bits, supporting 1.8V to 5.5V supply operation, 20 MHz clock rate at 5V, 8-byte page write mode, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial microcontroller systems requiring low-voltage reliability.
For engineers reviewing the AT25020AN-10SI-1.8 datasheet, AT25020AN-10SI-1.8 pinout, AT25020AN-10SI-1.8 application, or AT25020AN-10SI-1.8 equivalent, key selection criteria include VCC range (1.8–5.5V), page write capability, block protection granularity (1/4, 1/2, or full array), HOLD/CS timing behavior, and SO/SI signal integrity under 20 MHz SCK.
Technical Context
The AT25020AN-10SI-1.8 implements a synchronous SPI slave interface with fixed MSB-first transmission, supports both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), and uses an internal instruction register to decode op-codes including READ (0x03), WRITE (0x02), WREN (0x06), WRDI (0x04), RDSR (0x05), and WRSR (0x01). All write cycles are self-timed with max 5 ms duration and require prior WREN activation unless overridden by WP pin state.
Block write protection is controlled by nonvolatile BP1/BP0 bits in the status register, enabling selective locking of memory segments-e.g., BP1=1/BP0=0 protects the upper half (0x80–0xFF) of the 256-byte array. The HOLD pin suspends ongoing serial transfers without resetting the sequence, provided it is asserted while SCK is low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8-bit words), sufficient for firmware calibration tables or device ID storage |
| Supply Voltage Range | 1.8V to 5.5V - enables direct interfacing with 1.8V logic and legacy 5V microcontrollers |
| Max Clock Frequency | 20 MHz at VCC = 5.0V - supports high-throughput configuration loading in time-constrained boot sequences |
| Write Cycle Time | 5 ms maximum - defines minimum interval between successive page writes during field updates |
| Endurance | 1 million write cycles - ensures long-term reliability in systems performing periodic parameter logging |
| Data Retention | 100 years at 25°C - guarantees persistent storage across product lifetime without refresh |
| Operating Temperature | −40°C to +85°C - qualified for industrial ambient environments without derating |
Pinout & Package
AT25020AN-10SI-1.8 is packaged in an 8-lead JEDEC SOIC (8S1), 0.150" wide body, with gull-wing leads and RoHS-compliant lead-free/halogen-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be low to accept SI data and drive SO; high-Z SO when CS high |
| SCK | Serial Clock Input | Master-generated clock; sampling edge defined by SPI mode; no internal clock generation |
| SI | Serial Data Input | Receives op-code, address, and data; ignored during HOLD or when CS high |
| SO | Serial Data Output | Drives read data MSB-first; enters high-impedance state when CS high or during HOLD |
| GND | Ground Reference | Return path for VCC and all I/O; requires low-impedance PCB plane for noise immunity |
| VCC | Power Supply | 1.8–5.5V input; decoupling capacitor (0.1 µF) required within 10 mm of pin |
| WP | Write Protect | Hardware lock: low disables all write operations regardless of WREN status or status register |
| HOLD | Communication Suspend | Pauses ongoing transfer without resetting address counter; requires SCK low to assert/deassert |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode Compatibility | Supports both Mode 0 and Mode 3 - eliminates need for level-shifting or clock polarity adaptation in mixed-vendor designs |
| Page Write Capability | 8-byte burst programming - reduces total write time vs. byte-by-byte writes and minimizes MCU intervention overhead |
| Flexible Block Protection | Four protection levels (none, 1/4, 1/2, full) set via nonvolatile BP1/BP0 bits - enables secure partitioning of calibration vs. user data |
| Dual Write Protection | Combines hardware (WP pin) and software (WRSR + WREN) controls - prevents accidental writes during power transitions or firmware faults |
| Low-Power Standby | 0.1 µA typical ISB at 1.8V - critical for battery-backed systems where EEPROM quiescent current impacts runtime |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and temperature compensation parameters in programmable pressure transducers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during power-up initialization; holds calibrated values across 100-year retention window. Use Value: Eliminates external trim components and enables field recalibration via SPI without hardware modification. | Use Scenario: Holding patient-specific therapy settings and device serialization data in portable infusion pumps with battery backup. IC Role / Device Role / Timing Role: Secure parameter storage with WP pin hardwired to system enable rail; protected against unintended writes during brown-out events. Use Value: Ensures regulatory compliance for data integrity and supports audit trails via write-cycle endurance rating (1M cycles). |
| Automotive Body Control Module | Smart Energy Meter Firmware |
Use Scenario: Saving seat/mirror position memory and lighting configuration profiles in 12V automotive ECUs operating down to 1.8V during cold cranking. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8V CAN controller MCU; withstands −40°C to +85°C ambient. Use Value: Enables seamless user preference persistence without voltage translation, reducing BOM cost and board space. | Use Scenario: Storing tariff schedules, meter calibration constants, and firmware update flags in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store; BP1/BP0 bits lock calibration sector while allowing tariff updates in unprotected region. Use Value: Meets ANSI/IEEE security requirements via hardware-enforced write protection and 100-year data retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95256-WMN6TP | 256-Kbit capacity, 5V-only supply (4.5–5.5V), 20 MHz max, same 8-lead SOIC package | Higher density for multi-parameter logging; incompatible with 1.8V or 2.7V systems | Select when >2 Kbit storage is needed and VCC ≥4.5V is guaranteed |
| BR25G256FJ-3GE2 | 256-Kbit, 1.7–5.5V supply, 20 MHz, built-in error correction (ECC), 8-lead TSSOP | ECC support improves reliability in high-radiation or noisy environments; different footprint | Choose for mission-critical applications requiring bit-error recovery and extended voltage margin |
Compared with M95256-WMN6TP and BR25G256FJ-3GE2, the AT25020AN-10SI-1.8 offers optimal balance of ultra-low-voltage operation (1.8V), compact 2-Kbit density, and proven industrial qualification-making it ideal for space- and power-constrained embedded controllers where larger EEPROMs introduce unnecessary cost and complexity.
Availability
AT25020AN-10SI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter firmware requiring stable component supply across extended temperature and low-voltage operating conditions.
Supply support for AT25020AN-10SI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with broad industrial and automotive qualifications.
The AT25020AN-10SI-1.8 belongs to Microchip's AT25xxx family of SPI EEPROMs, designed specifically for robust, low-power, and low-voltage nonvolatile data storage in resource-constrained embedded systems.
FAQ
What is the memory organization of the AT25020AN-10SI-1.8?
The AT25020AN-10SI-1.8 contains 2048 bits of serial EEPROM memory, organized as 256 words × 8 bits. This structure allows byte-aligned read/write access and supports efficient page writes of up to 8 bytes per command. The AT25020AN-10SI-1.8 uses a linear address space from 0x00 to 0xFF, with no internal bank switching required.
Does the AT25020AN-10SI-1.8 support both SPI Mode 0 and Mode 3?
Yes, the AT25020AN-10SI-1.8 supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as confirmed in its official datasheet. The AT25020AN-10SI-1.8 operates exclusively as a slave device and relies on the master to configure clock polarity and phase. Mode 0 operation is fully documented with timing diagrams.
How does write protection work on the AT25020AN-10SI-1.8?
The AT25020AN-10SI-1.8 implements dual-layer write protection: hardware-based via the WP pin (low = all writes inhibited), and software-based via BP1/BP0 bits in the status register. These bits define four protection levels (none, 1/4, 1/2, or full array), and their values persist through power cycles. The AT25020AN-10SI-1.8 requires WREN before any status register change.
What is the maximum clock frequency supported by the AT25020AN-10SI-1.8 at 1.8V?
At VCC = 1.8V, the AT25020AN-10SI-1.8 supports up to 5 MHz SCK frequency, as specified in Table 4 of the datasheet under "1.8–5.5V" voltage column. While the device achieves 20 MHz at 5V, timing margins tighten at lower voltages, and 5 MHz is the guaranteed maximum for reliable operation across temperature and process variation.
Is the AT25020AN-10SI-1.8 compatible with 1.8V logic interfaces without level shifting?
Yes, the AT25020AN-10SI-1.8 is fully compatible with 1.8V logic interfaces: its VIH min is 0.7×VCC (≥1.26V at 1.8V) and VIL max is 0.3×VCC (≤0.54V), meeting standard 1.8V CMOS thresholds. Inputs tolerate up to 7.0V, but for reliable interoperability, drive signals should remain within 0–1.8V. The AT25020AN-10SI-1.8 outputs VOH ≥VCC−0.2V and VOL ≤0.2V at 1.8V, ensuring clean logic levels.
AT25020AN-10SI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25020AN-10SI-1.8 FAQ
1.How can I place an order for AT25020AN-10SI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020AN-10SI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020AN-10SI-1.8 reliable?
The price and inventory of AT25020AN-10SI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020AN-10SI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25020AN-10SI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020AN-10SI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020AN-10SI-1.8?
AT25020AN-10SI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020AN-10SI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020AN-10SI-1.8?
For technical support, including AT25020AN-10SI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020AN-10SI-1.8 requirements.
6.How does Aetrix verify that AT25020AN-10SI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25020AN-10SI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020AN-10SI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25020AN-10SI-1.8?
All AT25020AN-10SI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25020AN-10SI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020AN-10SI-1.8 part is unused and in its original packaging.
Return procedure for AT25020AN-10SI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020AN-10SI-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
