My Inquiry
My Account
Microchip Technology AT25020AN-10SU-1.8-T
- Part No.:
- AT25020AN-10SU-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25020AN-10SU-1.8-T.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,870
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020AN-10SU-1.8-T from Microchip Technology (formerly Atmel) is a 2-Kbit SPI serial EEPROM organized as 256 words × 8 bits, operating from 1.8 V to 5.5 V with 20 MHz max clock rate at 5 V, 8-byte page write capability, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial microcontroller systems requiring low-voltage operation and high data retention.
For engineers reviewing the AT25020AN-10SU-1.8-T datasheet, AT25020AN-10SU-1.8-T pinout, AT25020AN-10SU-1.8-T application, or AT25020AN-10SU-1.8-T equivalent, this page delivers verified electrical specs, JEDEC SOIC-8 package details, SPI Mode 0/3 timing compliance, block write protection mapping, and real-world use cases for embedded firmware parameter storage, sensor calibration, and power-management state logging.
Technical Context
The AT25020AN-10SU-1.8-T implements a synchronous SPI slave interface with separate SI/SO lines, CS-controlled selection, and HOLD pin for serial communication suspension without reset. Its internal architecture includes an 8-bit instruction register, status register with BP0/BP1 block protection bits, and self-timed write cycle logic eliminating external erase commands.
It supports dual voltage operation (1.8–5.5 V), delivers 5 ms max write cycle time, and provides four levels of nonvolatile array protection-none, 1/4, 1/2, or full memory-configured via WRSR instruction. The device powers up in write-disabled state and requires explicit WREN before programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8), sufficient for storing bootloader flags, device ID, or calibration coefficients in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and compatibility with 3.3 V/5 V host MCUs without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports fast configuration reads during system boot or runtime parameter updates. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency for persistent state saves; independent of page boundary alignment. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - ensures long-term reliability in field-deployed equipment with frequent logging. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including factory automation and outdoor telemetry nodes. |
| Interface Protocol | SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) - interoperable with legacy and modern microcontrollers including STM32, PIC, and NXP Kinetis. |
Pinout & Package
AT25020AN-10SU-1.8-T uses an 8-lead JEDEC SOIC (package code 8S1), 0.150" wide body, RoHS-compliant green plastic gull-wing package with standard lead pitch (1.27 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction; high impedance on SO when CS is high. |
| SCK | Serial Clock | Input-only clock line synchronized to master; determines bit rate and sampling edge per SPI mode. |
| SI | Serial Data Input | MOSI input for op-codes, addresses, and write data; MSB-first transmission required. |
| SO | Serial Data Output | MISO output for read data and status register contents; tri-stated when CS is high or HOLD is active. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance connection to avoid noise-induced corruption. |
| VCC | Power Supply | Single supply input supporting 1.8–5.5 V; decoupling capacitor (0.1 µF) required near pin for stable operation. |
| WP | Write Protect | Hardware lock: low = all writes inhibited regardless of WREN status; used for fail-safe firmware update protection. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer when pulled low during SCK low; preserves address counter and internal state without reset. |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte Page Write | Enables burst programming of up to 8 contiguous bytes per CS pulse, reducing total write latency vs. byte-by-byte writes. |
| Block Write Protection | Four configurable protection levels (none, 1/4, 1/2, full array) via nonvolatile BP0/BP1 bits - prevents accidental overwrites of critical firmware tables. |
| Self-timed Write Cycle | No external erase command needed; internal logic manages timing and completion - simplifies host firmware and eliminates timing-critical delays. |
| Low Standby Current | 0.1 µA typical at 1.8 V - minimizes battery drain in always-on IoT sensors and portable medical devices. |
| HOLD Pin Functionality | Allows master MCU to temporarily halt EEPROM communication mid-transfer (e.g., during interrupt servicing) without losing context or reinitializing. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during cold start and runtime reconfiguration via SPI from ARM Cortex-M4 host. Use Value: Ensures deterministic boot behavior and retains user-defined settings across power cycles and firmware updates without external backup power. |
Use Scenario: Holding sensor-specific gain/offset coefficients and patient history metadata in portable ECG monitors. IC Role / Device Role / Timing Role: SPI-connected configuration memory updated only during calibration routines; read at power-up to initialize ADC front-end. Use Value: Guarantees measurement accuracy traceability and meets IEC 62304 data integrity requirements for Class IIa devices. |
| Smart Meter Firmware Parameterization | Automotive Body Control Module Settings |
|
Use Scenario: Storing tariff schedules, pulse constants, and tamper-detection flags in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Secure, low-power EEPROM interfaced to TI MSP430 MCU; write-protected sections prevent unauthorized parameter modification. Use Value: Supports regulatory audit trails and enables field-upgradable billing logic while maintaining cryptographic key isolation. |
Use Scenario: Saving seat position memory, mirror presets, and lighting profiles in automotive BCMs operating across −40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-temp-rated serial EEPROM connected to Infineon AURIX TC3xx via SPI; accessed during vehicle power-on reset sequence. Use Value: Delivers guaranteed 100-year data retention under thermal cycling stress, satisfying ISO 16750-4 environmental qualification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95200-RDW6TP/K | 2-Kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, SOIC-8, but lacks HOLD pin and supports only SPI Mode 0. | No suspend capability limits use in interrupt-driven hosts; identical memory size and voltage range suit basic parameter storage. | Select when HOLD functionality is unused and cost sensitivity outweighs feature parity. |
| BR25G20FJ-WE2 | 2-Kbit SPI EEPROM, 1.7–5.5 V, 10 MHz max, TSSOP-8, includes built-in write protect latch and enhanced ESD robustness (4 kV HBM). | Lower speed and different package require layout change; superior ESD rating benefits automotive infotainment interfaces. | Prefer for harsh EMC environments where transient immunity exceeds AT25020AN-10SU-1.8-T's 2 kV HBM spec. |
Compared with M95200-RDW6TP/K and BR25G20FJ-WE2, the AT25020AN-10SU-1.8-T uniquely combines HOLD pin support, SPI Mode 3 compatibility, and JEDEC SOIC-8 footprint - making it optimal for industrial designs requiring communication flexibility and drop-in replacement within existing SOIC layouts.
Availability
AT25020AN-10SU-1.8-T is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, smart metering, and automotive body electronics requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for AT25020AN-10SU-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog components, and memory solutions, with a focus on reliability, longevity, and embedded system integration.
The AT25020AN-10SU-1.8-T belongs to Microchip's legacy AT25 serial EEPROM family, designed specifically for low-power, low-voltage embedded systems needing robust nonvolatile storage with minimal pin count and software overhead.
FAQ
What is the maximum SPI clock frequency supported by the AT25020AN-10SU-1.8-T?
The AT25020AN-10SU-1.8-T supports up to 20 MHz SCK frequency when VCC = 5.0 V, 10 MHz at 2.7–3.6 V, and 5 MHz at 1.8–2.7 V. These values are specified in Table 4 of the datasheet and reflect guaranteed AC timing margins under load conditions (CL = 30 pF + 1 TTL gate). Exceeding these limits may cause read/write failures.
Does the AT25020AN-10SU-1.8-T require an external erase command before writing?
No, the AT25020AN-10SU-1.8-T does not require an external erase command. All write operations are self-timed and internally managed; the device automatically erases the target page before programming. This eliminates firmware complexity and guarantees consistent 5 ms max write cycle time regardless of prior data state.
How is write protection implemented on the AT25020AN-10SU-1.8-T?
The AT25020AN-10SU-1.8-T implements dual-layer write protection: hardware via the WP pin (low = all writes blocked), and software via BP0/BP1 bits in the status register (configurable 1/4, 1/2, or full array lock). Both mechanisms operate independently - WP override takes precedence, and status register writes require WREN first.
Can the AT25020AN-10SU-1.8-T be used with SPI Mode 3 (CPOL=1, CPHA=1)?
Yes, the AT25020AN-10SU-1.8-T explicitly supports SPI Mode 3 per its datasheet Features section. In Mode 3, data is sampled on the falling edge of SCK and changed on the rising edge, enabling interoperability with microcontrollers like certain NXP LPC series that default to this polarity/phase configuration.
What is the purpose of the HOLD pin on the AT25020AN-10SU-1.8-T?
The HOLD pin on the AT25020AN-10SU-1.8-T allows a master MCU to pause an ongoing SPI transaction without resetting the internal address counter or command state. When asserted low during SCK low time, it places SO in high-impedance and ignores SI inputs - enabling safe interrupt handling or bus arbitration in multi-master systems.
AT25020AN-10SU-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25020AN-10SU-1.8-T FAQ
1.How can I place an order for AT25020AN-10SU-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020AN-10SU-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020AN-10SU-1.8-T reliable?
The price and inventory of AT25020AN-10SU-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020AN-10SU-1.8-T is usually 5 days.
3.What payment methods are accepted for AT25020AN-10SU-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020AN-10SU-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020AN-10SU-1.8-T?
AT25020AN-10SU-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020AN-10SU-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020AN-10SU-1.8-T?
For technical support, including AT25020AN-10SU-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020AN-10SU-1.8-T requirements.
6.How does Aetrix verify that AT25020AN-10SU-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT25020AN-10SU-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020AN-10SU-1.8-T meets industry standards.
7.What is the process for return or replacement of AT25020AN-10SU-1.8-T?
All AT25020AN-10SU-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25020AN-10SU-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020AN-10SU-1.8-T part is unused and in its original packaging.
Return procedure for AT25020AN-10SU-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020AN-10SU-1.8-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
