Microchip Technology AT25020AY1-10YU-1.8
- Part No.:
- AT25020AY1-10YU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
AT25020AY1-10YU-1.8.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8MAP
- Quantity:
- Payment:

- Shipping:

Inventory:4,963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020AY1-10YU-1.8 from Microchip Technology (formerly Atmel) is a 2-Kbit SPI serial EEPROM organized as 256 words × 8 bits, operating from 1.8 V to 5.5 V with 20 MHz max clock rate at 5 V, 8-byte page write capability, and hardware/software write protection. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules requiring low-voltage operation and high reliability.
For engineers reviewing the AT25020AY1-10YU-1.8 datasheet, AT25020AY1-10YU-1.8 pinout, AT25020AY1-10YU-1.8 application, or AT25020AY1-10YU-1.8 equivalent, this page delivers verified electrical specs, JEDEC-compliant 8-lead Ultra Thin mini-MAP (MLP 2×3) package details, SPI Mode 0/3 timing compliance, 1 million write cycles endurance, and real-world use cases in automotive-grade sensor calibration and embedded firmware parameter retention.
Technical Context
The AT25020AY1-10YU-1.8 implements a synchronous slave SPI interface with dedicated SI/SO pins, CS-controlled selection, and HOLD/ WP pins for suspend and hardware write inhibit. Its internal architecture includes an 8-bit instruction register, status register with BP1/BP0 block protection bits, and automatic address increment during page writes.
It supports dual voltage operation (1.8–5.5 V), self-timed 5 ms max write cycles, and four levels of array protection (none, 1/4, 1/2, or full). The device powers up in write-disabled state and requires explicit WREN before programming - all operations are MSB-first with CS falling-edge initiation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2048 bits (256 × 8), sufficient for storing calibration coefficients, device IDs, or small firmware patches in space-constrained designs. |
| Interface | SPI-compatible slave with Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1); no separate erase cycle required. |
| Supply Voltage | 1.8 V to 5.5 V - enables direct integration into 1.8 V logic systems without level-shifting, while maintaining compatibility with 3.3 V and 5 V hosts. |
| Max Clock Rate | 20 MHz at VCC = 5 V - supports fast parameter loading during boot or runtime updates in real-time embedded systems. |
| Write Endurance | 1 million write cycles - ensures long-term reliability in applications with frequent field-updatable settings (e.g., energy meter tariff tables). |
| Data Retention | 100 years at +25 °C - guarantees persistent storage of critical configuration data across product lifecycles without refresh. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency for non-blocking firmware routines that must poll RDY bit before proceeding. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and automotive under-hood environments where thermal stability is essential. |
Pinout & Package
AT25020AY1-10YU-1.8 uses an 8-lead Ultra Thin mini-MAP (MLP 2×3 mm, 0.5 mm pitch, dual no-lead DFN) package per JEDEC MO-229, with exposed thermal pad. Pin 1 index located at bottom-left corner when viewed from top with marking side up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: pulls device out of standby; falling edge initiates instruction sequence; must remain low during full SPI transaction. |
| SCK | Serial Clock | Master-generated clock input; timing-critical for setup/hold compliance; toggles only when CS is low and HOLD is high. |
| SI | Serial Data Input | Receives op-code, address, and data MSB-first; ignored during HOLD assertion or when CS is high. |
| SO | Serial Data Output | Drives read data MSB-first; enters high-impedance state when CS is high or during internal write cycle. |
| GND | Ground Reference | Primary return path for VCC and I/O; must be low-impedance connection to minimize noise coupling into SPI signals. |
| VCC | Power Supply | Single supply input supporting 1.8–5.5 V; decoupling capacitor (0.1 µF) required within 5 mm of pin for stable operation. |
| WP | Write Protect | Hardware lock: drives all write instructions inactive when pulled low; overrides software WREN/WRSR commands. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting state machine; requires SCK low during assertion/deassertion. |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte Page Write | Reduces firmware overhead by enabling burst writes to contiguous addresses without repeated CS toggling - improves update speed by up to 4× vs. byte-wise writes. |
| Block Write Protection | Four configurable protection levels (none, 1/4, 1/2, full array) via nonvolatile BP1/BP0 bits - prevents accidental overwrites of critical calibration or security keys. |
| Dual-Voltage Operation | 1.8 V minimum VCC allows direct interfacing with ultra-low-power MCUs (e.g., ARM Cortex-M0+) without external regulators or level shifters. |
| Self-Timed Writes | No external timing control needed; internal logic manages tWC (5 ms max); RDSR polling provides deterministic readiness detection. |
| HOLD Pin Functionality | Enables multi-master arbitration or CPU interrupt servicing mid-transaction without losing SPI context - eliminates need for reinitialization. |
| Industrial Temp Range | −40 °C to +85 °C qualification ensures reliable operation in factory automation PLCs, outdoor metering, and vehicle ECUs. |
Applications
| Smart Energy Meter Calibration | Automotive Sensor Module ID Storage |
|---|---|
Use Scenario: Storing temperature-compensated ADC offset/gain coefficients and tariff schedule tables updated quarterly via HAN interface. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-on initialization and background firmware updates. Use Value: 100-year data retention ensures calibration integrity across 15+ year meter deployments without battery backup. |
Use Scenario: Holding unique CAN node identifiers, production date codes, and sensor-specific compensation parameters in wheel-speed or pressure sensors. IC Role / Device Role / Timing Role: SPI-configurable memory mapped into MCU's peripheral address space for runtime parameter lookup. Use Value: WP pin hardwiring prevents field corruption during ECU reflashing or electromagnetic transients on vehicle bus lines. |
| Industrial PLC I/O Module Configuration | Medical Infusion Pump Safety Parameters |
Use Scenario: Saving user-defined analog input scaling factors, digital filter coefficients, and alarm thresholds across power cycles in modular I/O bases. IC Role / Device Role / Timing Role: SPI slave device synchronized to PLC main controller's clock domain for deterministic configuration reads. Use Value: 20 MHz clock support enables full 256-byte read in <130 µs - meets real-time scan cycle deadlines in sub-10 ms control loops. |
Use Scenario: Storing drug library limits, dose safety interlocks, and operator authentication tokens validated before each infusion cycle. IC Role / Device Role / Timing Role: Secure nonvolatile storage isolated from main application processor; accessed only during startup and safety checks. Use Value: Block protection (BP1/BP0 = 11) locks safety-critical sectors against firmware bugs or malicious overwrite attempts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95256-DRMN6TP/K | 256 Kbit capacity, 5 MHz max SPI clock at 1.8 V, SOIC-8 package, no HOLD pin. | Higher density but slower interface; lacks HOLD for suspended transfers; larger footprint. | Select when >2 Kbit storage is needed and system clock budget allows lower SPI throughput. |
| AT25SF041-SSHD-B | 4 Mbit SPI Flash with Quad I/O, 104 MHz DTR mode, write-protect registers, TSSOP-8. | Flash architecture requires sector erase before write; not byte-addressable; higher latency for small updates. | Choose for firmware image storage where sequential read speed and density outweigh EEPROM-style random-write flexibility. |
Compared with M95256-DRMN6TP/K and AT25SF041-SSHD-B, the AT25020AY1-10YU-1.8 offers optimal balance of low-voltage operation, deterministic 5 ms writes, HOLD-enabled transaction pausing, and MLP 2×3 mm footprint - making it superior for compact, real-time embedded systems needing frequent small-parameter updates.
Availability
AT25020AY1-10YU-1.8 is available at Aetrix Electronics and suitable for industrial control systems, automotive sensor modules, and medical device calibration requiring stable component supply and long-term lifecycle support.
Supply support for AT25020AY1-10YU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for legacy Atmel serial EEPROMs including the AT25020A family.
The AT25020A series was designed for low-power, low-voltage embedded systems requiring robust nonvolatile storage - especially in automotive, industrial, and medical applications where reliability and extended temperature operation are mandatory.
FAQ
What is the exact memory organization of the AT25020AY1-10YU-1.8?
The AT25020AY1-10YU-1.8 contains 2048 bits of serial EEPROM organized as 256 words × 8 bits. This structure supports byte-level random reads and writes, with automatic address increment during sequential operations. The memory map is divided into four equal blocks (00h–3Fh, 40h–7Fh, 80h–BFh, C0h–FFh) for configurable block write protection via the status register BP1/BP0 bits.
Does the AT25020AY1-10YU-1.8 support SPI Mode 3 (CPOL=1, CPHA=1)?
Yes, the AT25020AY1-10YU-1.8 explicitly supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as confirmed in the Features section of the datasheet. The device operates as a slave with dedicated SI/SO pins and requires proper clock polarity and phase alignment per selected mode - Mode 0 is described in detail in the data sheet, but Mode 3 functionality is fully implemented and tested.
What does "Not recommended for new designs" mean for the AT25020AY1-10YU-1.8?
"Not recommended for new designs" indicates Microchip advises against selecting AT25020AY1-10YU-1.8 for newly initiated projects due to planned obsolescence or newer alternatives (e.g., AT25DF041 or 25AA256). However, the AT25020AY1-10YU-1.8 remains fully manufactured, supported, and available for existing designs, with guaranteed supply through Aetrix Electronics' lifecycle management program.
How does the HOLD pin function during an active SPI transaction on the AT25020AY1-10YU-1.8?
The HOLD pin on the AT25020AY1-10YU-1.8 suspends serial communication without resetting the internal state machine: when asserted low while SCK is low, it freezes data transfer at the current bit position; deassertion (HOLD high) while SCK remains low resumes exactly where paused. This enables safe CPU interrupt handling or multi-master arbitration - unlike CS deassertion, HOLD preserves address and instruction context across suspension.
Can the AT25020AY1-10YU-1.8 be used in a 1.8 V-only system without level shifting?
Yes, the AT25020AY1-10YU-1.8 is fully specified for 1.8 V operation (VCC = 1.8 V to 5.5 V), with guaranteed AC/DC performance including 5 MHz max clock rate, valid input thresholds (VIH ≥ 0.7×VCC, VIL ≤ 0.3×VCC), and output drive strength at 1.8 V. No level shifting is required when interfacing with 1.8 V microcontrollers - simply tie WP and HOLD to VCC or GND as needed and use appropriate pull-ups if open-drain signaling is employed.
AT25020AY1-10YU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MAP (3x4.9)
AT25020AY1-10YU-1.8 FAQ
1.How can I place an order for AT25020AY1-10YU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020AY1-10YU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020AY1-10YU-1.8 reliable?
The price and inventory of AT25020AY1-10YU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020AY1-10YU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25020AY1-10YU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020AY1-10YU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020AY1-10YU-1.8?
AT25020AY1-10YU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020AY1-10YU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020AY1-10YU-1.8?
For technical support, including AT25020AY1-10YU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020AY1-10YU-1.8 requirements.
6.How does Aetrix verify that AT25020AY1-10YU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25020AY1-10YU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020AY1-10YU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25020AY1-10YU-1.8?
All AT25020AY1-10YU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25020AY1-10YU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020AY1-10YU-1.8 part is unused and in its original packaging.
Return procedure for AT25020AY1-10YU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020AY1-10YU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

