Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25020B-SSHL-T

Name: AT25020B-SSHL-T
Brand: Microchip Technology
SKU: AT25020B-SSHL-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25020B-SSHL-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT25020B-SSHL-T.pdf

Description:: IC EEPROM 2KBIT SPI 20MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:40,178

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25020B-SSHL-T from Microchip Technology is a 2 Kbit (256 × 8) SPI Serial EEPROM with industrial-grade operation (−40°C to +85°C), 1.8V–5.5V supply range, and 20 MHz max clock rate at 5V. It features hardware write protection via WP pin, HOLD suspend functionality, and 8-byte page write mode for embedded nonvolatile storage in microcontroller systems.

For engineers reviewing the AT25020B-SSHL-T datasheet, AT25020B-SSHL-T pinout, AT25020B-SSHL-T application, or AT25020B-SSHL-T equivalent, key selection criteria include SPI Mode 0/3 compatibility, block-level write protection (1/4, 1/2, or full array), self-timed ≤5 ms write cycle, 1M endurance, and RoHS-compliant 8-lead SOIC packaging.

Technical Context

The AT25020B-SSHL-T implements a synchronous SPI slave interface with fixed MSB-first data framing, rising-edge input sampling (SI), and falling-edge output latching (SO). Its internal architecture includes a STATUS register with BP1/BP0 bits enabling configurable block write protection and a WEL latch controlling write enable state.

It supports dual SPI modes (0 and 3) differentiated only by SCK idle polarity; both use identical timing-data latched on SCK rising edge and output on falling edge. The HOLD pin suspends serial communication without resetting the sequence, while the WP pin provides hardware-level write inhibition independent of STATUS register settings.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	2 Kbit (256 words × 8 bits); sufficient for firmware parameter storage or calibration data in space-constrained designs
Interface	SPI slave, Modes 0 and 3; compatible with standard MCU SPI peripherals without custom clock polarity/phase configuration
Supply Voltage	1.8 V to 5.5 V; enables direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifting
Max Clock Rate	20 MHz at VCC = 4.5–5.5 V; supports high-throughput read/write in real-time control applications
Write Cycle Time	≤5 ms maximum; deterministic erase-and-program time simplifies timeout handling in host firmware
Endurance & Retention	1,000,000 write cycles / 100 years data retention at 55°C; suitable for field-updatable systems requiring long service life
Operating Temp	−40°C to +85°C; qualified for industrial automation, automotive body electronics, and outdoor IoT nodes
ESD Protection	>4 kV HBM; robust against handling and board-level electrostatic discharge during assembly and field service

Pinout & Package

AT25020B-SSHL-T is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with standard JEDEC MS-012AC footprint (5.3 mm × 4.4 mm, 1.27 mm pitch). This surface-mount package supports reflow soldering and is compatible with automated PCB assembly.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; must be driven low before any SPI transaction; requires pull-up resistor (≤10 kΩ) to VCC for robust power-up behavior
SO	Serial Data Output	Tri-state output; drives data on falling edge of SCK; high-impedance when CS is high or HOLD is asserted
WP	Write-Protect	Hardware lock: pulls low to inhibit all write operations (WRITE, WRSR); overrides software write-enable state
GND	Ground Reference	System ground return path; must be connected directly to PCB ground plane for noise immunity and ESD performance
SI	Serial Data Input	Input for opcodes, addresses, and data; sampled on rising edge of SCK; ignored during HOLD or CS high
SCK	Serial Clock Input	Asynchronous master-generated clock; defines timing for SI sampling and SO output; idle polarity depends on SPI mode
HOLD	Suspend Control	Pauses ongoing SPI transfer without resetting state; requires SCK low to assert/deassert; preserves internal command context
VCC	Power Supply	1.8–5.5 V core supply; must ramp monotonically at ≤0.1 V/µs; POR circuit ensures safe initialization before first command

Key Features

Feature	Design Value
8-byte Page Write Mode	Enables burst programming of up to 8 bytes per WRITE instruction, reducing transaction overhead vs. byte-wise writes
Block Write Protection	Configurable via STATUS register (BP1/BP0) to protect 0%, 25%, 50%, or 100% of memory-prevents accidental firmware corruption
Hardware + Software Write Protection	Combines dedicated WP pin (hardware lock) with WREN/WRDI commands and STATUS register control for layered security
Self-Timed Internal Write Cycle	Automatically manages erase-and-program timing; host only needs to poll RDY/BSY bit-no external timing components required
Green RoHS-Compliant Packaging	Lead-free, halide-free SOIC package meets global environmental regulations and supports lead-free reflow profiles
Suspend (HOLD) Function	Allows host MCU to pause EEPROM communication mid-transaction (e.g., during interrupt servicing) without losing command state

Applications

Industrial Sensor Calibration	Medical Device Configuration
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and user-adjusted trim values in portable gas analyzers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during boot and runtime; SPI reads occur at startup; writes happen only during calibration mode. Use Value: Enables field recalibration without firmware update; 1M endurance supports >100 calibrations over product lifetime; 1.8V operation extends battery life in handheld units.	Use Scenario: Holding patient-specific therapy parameters and device serialization data in infusion pumps with regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure configuration store with write protection; WP pin hardwired to prevent runtime modification; STATUS register used for audit logging. Use Value: Block protection prevents accidental overwrite of critical safety parameters; 100-year data retention satisfies FDA 21 CFR Part 11 archival mandates.
Automotive Body Control Module	Smart Home Gateway Firmware Storage
Use Scenario: Saving seat/mirror position presets and lighting configuration profiles in vehicle door modules operating across −40°C to +85°C. IC Role / Device Role / Timing Role: Persistent settings storage interfaced to 3.3V MCU via SPI; HOLD used during CAN interrupt handling to avoid bus contention. Use Value: Industrial temperature rating ensures reliability under hood conditions; 8-byte page writes minimize EEPROM access time during wake-up sequences.	Use Scenario: Storing Wi-Fi credentials, OTA update metadata, and user preference flags in battery-powered Zigbee-to-Matter bridges. IC Role / Device Role / Timing Role: Low-power configuration memory; VCC = 1.8V reduces quiescent current; standby current <0.5 µA extends coin-cell life. Use Value: Ultra-low ISB1 current (0.1–0.5 µA at 1.8V) enables multi-year operation on CR2032; RoHS compliance supports global retail certification.

Industrial Sensor Calibration

Medical Device Configuration

Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and user-adjusted trim values in portable gas analyzers.

IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during boot and runtime; SPI reads occur at startup; writes happen only during calibration mode.

Use Value: Enables field recalibration without firmware update; 1M endurance supports >100 calibrations over product lifetime; 1.8V operation extends battery life in handheld units.

Use Scenario: Holding patient-specific therapy parameters and device serialization data in infusion pumps with regulatory traceability requirements.

IC Role / Device Role / Timing Role: Secure configuration store with write protection; WP pin hardwired to prevent runtime modification; STATUS register used for audit logging.

Use Value: Block protection prevents accidental overwrite of critical safety parameters; 100-year data retention satisfies FDA 21 CFR Part 11 archival mandates.

Automotive Body Control Module

Smart Home Gateway Firmware Storage

Use Scenario: Saving seat/mirror position presets and lighting configuration profiles in vehicle door modules operating across −40°C to +85°C.

IC Role / Device Role / Timing Role: Persistent settings storage interfaced to 3.3V MCU via SPI; HOLD used during CAN interrupt handling to avoid bus contention.

Use Value: Industrial temperature rating ensures reliability under hood conditions; 8-byte page writes minimize EEPROM access time during wake-up sequences.

Use Scenario: Storing Wi-Fi credentials, OTA update metadata, and user preference flags in battery-powered Zigbee-to-Matter bridges.

IC Role / Device Role / Timing Role: Low-power configuration memory; VCC = 1.8V reduces quiescent current; standby current <0.5 µA extends coin-cell life.

Use Value: Ultra-low ISB1 current (0.1–0.5 µA at 1.8V) enables multi-year operation on CR2032; RoHS compliance supports global retail certification.

Equivalent & Alternatives

The following parts are listed as comparable options for similar SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95256-DFMN6TP	256 Kbit capacity, same 8-lead SOIC package, 20 MHz max speed, but requires 2.5–5.5 V supply (no 1.8 V support)	Higher density for complex configuration sets; unsuitable for 1.8 V-only systems like ultra-low-power sensors	Select when >2 Kbit storage is needed and system VCC ≥2.5 V; verify hold-time compatibility with host MCU
CAT25256VI-GT3	256 Kbit, 1.8–5.5 V operation, 20 MHz speed, but uses different STATUS register layout and lacks HOLD pin	No suspend capability; requires host firmware to manage transaction interruption externally	Choose for cost-sensitive, high-density applications where HOLD is unused; confirm BP bit mapping differs from AT25020B-SSHL-T

Compared with M95256-DFMN6TP and CAT25256VI-GT3, the AT25020B-SSHL-T offers optimal balance of low-voltage operation (1.8 V), industrial temperature range, integrated HOLD functionality, and precise 2 Kbit granularity-making it ideal for resource-constrained embedded controllers where power, size, and deterministic timing are critical.

Availability

AT25020B-SSHL-T is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart home gateway firmware storage requiring stable component supply across extended product lifecycles.

Supply support for AT25020B-SSHL-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a leading provider of microcontrollers, analog devices, and memory solutions, serving industrial, automotive, and consumer markets with high-reliability silicon and development tools.

The AT25020B-SSHL-T belongs to Microchip's AT25xxx-B series of SPI EEPROMs, designed specifically for low-power, low-voltage embedded systems requiring robust nonvolatile storage with hardware-assisted data integrity and industrial temperature resilience.

FAQ

What is the memory organization of the AT25020B-SSHL-T?

The AT25020B-SSHL-T contains 2,048 bits of EEPROM organized as 256 words × 8 bits. This structure supports byte-aligned addressing and efficient access to configuration data or calibration parameters. Each word is individually erasable and programmable, and the device uses an internal address counter that auto-increments during sequential reads. The AT25020B-SSHL-T does not support word-wide or page-wide erase-only byte and page write operations are defined in its command set.

Does the AT25020B-SSHL-T support SPI Mode 1 or Mode 2?

No, the AT25020B-SSHL-T explicitly supports only SPI Modes 0 and 3, as confirmed in the official Microchip datasheet DS20006251A. These modes share identical data sampling (rising edge) and output (falling edge) timing but differ only in SCK idle polarity. Attempting to use Mode 1 (CPOL=0, CPHA=1) or Mode 2 (CPOL=1, CPHA=0) will result in misaligned data transfers and communication failure. The AT25020B-SSHL-T must be configured in either Mode 0 (SCK idle low) or Mode 3 (SCK idle high) to operate correctly.

How does the Write-Protect (WP) pin interact with the STATUS register's BP bits?

The WP pin provides hardware-level write inhibition that takes precedence over the STATUS register's BP1/BP0 block protection bits. When WP is pulled low, all write operations-including WRITE, WRSR, and WREN-are blocked regardless of BP settings or WEL state. If WP is high, then software-controlled protection applies: BP bits define protected memory regions, and WEL must be set via WREN before any write. The AT25020B-SSHL-T datasheet confirms WP overrides BP functionality, making it the highest-priority safeguard against unintended writes.

What is the purpose of the HOLD pin on the AT25020B-SSHL-T, and when should it be used?

The HOLD pin on the AT25020B-SSHL-T suspends ongoing SPI communication without resetting the internal command state or losing address context. It is asserted low while SCK is low to pause data transfer-useful when the host MCU must service a higher-priority interrupt (e.g., real-time sensor input) and resume later. HOLD does not affect active write cycles; if a write has started, it completes uninterrupted. The AT25020B-SSHL-T resumes normal operation when HOLD is deasserted during an SCK low period, preserving transaction integrity.

Is the AT25020B-SSHL-T pin-compatible with the AT25010B or AT25040B variants?

Yes, the AT25020B-SSHL-T shares identical pinout, package dimensions, and electrical interface with the AT25010B and AT25040B in the same SOIC-8 package (SSHL-T suffix). All three devices use the same CS/SO/WP/GND/SI/SCK/HOLD/VCC pin assignments and support identical SPI commands, timing, and protection features. The only functional difference is memory capacity: AT25010B = 1 Kbit, AT25020B-SSHL-T = 2 Kbit, AT25040B = 4 Kbit. This allows drop-in replacement within the same PCB footprint when memory requirements change.

AT25020B-SSHL-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 256 x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT25020B-SSHL-T FAQ

1.How can I place an order for AT25020B-SSHL-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25020B-SSHL-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25020B-SSHL-T reliable?

The price and inventory of AT25020B-SSHL-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020B-SSHL-T is usually 5 days.

3.What payment methods are accepted for AT25020B-SSHL-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020B-SSHL-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25020B-SSHL-T?

AT25020B-SSHL-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25020B-SSHL-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25020B-SSHL-T?

For technical support, including AT25020B-SSHL-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020B-SSHL-T requirements.

6.How does Aetrix verify that AT25020B-SSHL-T is sourced from the original manufacturer or authorized distributors?

All AT25020B-SSHL-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020B-SSHL-T meets industry standards.

7.What is the process for return or replacement of AT25020B-SSHL-T?

All AT25020B-SSHL-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25020B-SSHL-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25020B-SSHL-T part is unused and in its original packaging.

Return procedure for AT25020B-SSHL-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…