My Inquiry
My Account
Microchip Technology AT25020B-XPD-T
- Part No.:
- AT25020B-XPD-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25020B-XPD-T.pdf
- Description:
- IC EEPROM 2KBIT SPI 5MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25020B-XPD-T from Microchip Technology is a 2 Kbit (256 × 8) SPI Serial EEPROM optimized for automotive-grade data storage, supporting AEC-Q100 Grade 1 (-40°C to +125°C), 1.7V–5.5V operation, 5 MHz clock rate at 5V, and hardware/software write protection via WP pin and STATUS register.
For engineers reviewing the AT25020B-XPD-T datasheet, AT25020B-XPD-T pinout, AT25020B-XPD-T application, or AT25020B-XPD-T equivalent, key selection criteria include automotive temperature compliance, 8-byte page write capability, block-level write protection (1/4, 1/2, or full array), and dual SPI mode support (0 and 3) with hold functionality for real-time bus arbitration.
Technical Context
The AT25020B-XPD-T implements a synchronous SPI slave interface with fixed MSb-first data framing, rising-edge input sampling on SI, and falling-edge output valid on SO. Its internal architecture includes a nonvolatile STATUS register controlling BP1/BP0 block protection bits, WEL latch, and RDY/BSY flag - all accessible via dedicated opcodes (RDSR, WRSR, WREN, WRDI).
It features dual-voltage grade support: Grade 3 (1.7V–5.5V, -40°C to +85°C) and Grade 1 (2.5V–5.5V, -40°C to +125°C). The HOLD pin enables pause/resume of serial transfers without resetting the command sequence, while WP provides hardware-level write inhibition independent of STATUS register state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 Kbit (256 × 8), organized as 256 addressable bytes - sufficient for calibration data, configuration registers, or firmware metadata in ECUs. |
| Interface | SPI-compatible, supports Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) - ensures interoperability with diverse microcontroller SPI peripherals. |
| Max clock frequency | 5 MHz at VCC = 5.0V - enables fast read/write cycles in time-critical automotive subsystems. |
| Write endurance | 1,000,000 write cycles - supports frequent field updates (e.g., odometer, diagnostic logs) over full vehicle lifetime. |
| Data retention | 100 years at TA = 55°C - guarantees long-term integrity of safety-critical configuration data without refresh. |
| Operating voltage | 1.7V to 5.5V (Grade 3); 2.5V to 5.5V (Grade 1) - accommodates wide-input power rails in automotive 12V systems with transient suppression. |
| Temperature range | AEC-Q100 Grade 1: -40°C to +125°C - qualified for under-hood and transmission control unit environments. |
| ESD protection | >4,000V HBM - meets automotive robustness requirements for handling and board assembly. |
Pinout & Package
AT25020B-XPD-T is supplied in an 8-lead SOIC package (XPD suffix per Microchip's packaging nomenclature), with gull-wing leads, 1.27 mm pitch, and JEDEC MS-012AC compliant footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be stable before SCK edges; requires pull-up resistor (≤10 kΩ) to VCC for robust power-up behavior. |
| SO | Serial Data Output | Tri-state output delivering MSb-first data on falling SCK edge; high-impedance when CS high or HOLD active. |
| WP | Write-Protect | Hardware lock: drives low to inhibit all write operations (including STATUS register), even mid-command; no effect once internal write cycle starts. |
| GND | Ground reference | System ground connection for VCC return path and noise immunity; shared with exposed pad in UDFN variants (not applicable to XPD). |
| SI | Serial Data Input | MSb-first instruction/address/data input latched on rising SCK edge; ignored during HOLD or when CS high. |
| SCK | Serial Clock | Master-generated clock synchronizing all SPI transfers; idle polarity depends on selected SPI mode (0 or 3). |
| HOLD | Suspend control | Pauses ongoing SPI transfer (e.g., during interrupt servicing) without aborting; resumes from same bit position when deasserted during SCK low. |
| VCC | Power supply | Single supply rail (1.7–5.5V); requires monotonic ramp-up ≤0.1 V/µs and ≥100 µs delay after stability before first command. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive qualification | AEC-Q100 Grade 1 certified - validated for use in safety-relevant automotive modules including ADAS and powertrain controllers. |
| Block write protection | Configurable via STATUS register BP1/BP0 bits to protect 0%, 25%, 50%, or 100% of memory - prevents accidental overwrite of critical calibration or security keys. |
| Page write mode | 8-byte burst writes reduce total programming time vs. byte-by-byte - improves efficiency in firmware update or logging applications. |
| Hold functionality | Enables deterministic bus arbitration by pausing transfers without losing context - essential for multi-master or interrupt-driven embedded systems. |
| Low-power standby | Typical ISB = 0.1 µA at 1.7V - minimizes quiescent current in always-on vehicle networks like CAN gateway modules. |
| Green packaging | RoHS-compliant, halide-free, lead-free SOIC - satisfies global environmental compliance mandates for automotive electronics. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing engine calibration maps, fault codes, and adaptive learning parameters that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 100-year data retention and AEC-Q100 Grade 1 thermal resilience. Use Value: Enables zero-latency access to critical runtime parameters during cold start, eliminating boot-time EEPROM initialization delays. | Use Scenario: Retaining camera lens distortion coefficients, radar sensor offsets, and lane-marking model weights updated during vehicle operation. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter storage with hardware WP pin and block protection to prevent unauthorized modification. Use Value: Supports OTA updates of perception models while preserving factory-calibrated baseline values in protected memory blocks. |
| Body Control Module (BCM) | Electric Power Steering (EPS) |
Use Scenario: Saving user preferences (mirror position, seat settings, lighting profiles) and door/window actuator limits across vehicle lifetimes. IC Role / Device Role / Timing Role: High-endurance (1M cycles) serial EEPROM interfaced via SPI to low-cost 8-bit MCU with minimal GPIO count. Use Value: Eliminates need for external I²C pull-ups or level shifters - direct connection to 3.3V or 5V MCU simplifies PCB layout and BOM. | Use Scenario: Storing torque sensor zero-point compensation values and motor phase alignment data subject to frequent recalibration during service. IC Role / Device Role / Timing Role: Automotive-grade persistent memory with HOLD pin support to pause writes during steering torque transients. Use Value: Prevents data corruption during EMI-heavy motor commutation events by suspending SPI activity without command restart overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95256-DRMN6TP/K | 256 Kbit capacity, 20 MHz max clock, same SOIC-8 package, but only AEC-Q100 Grade 3 (-40°C to +85°C). | Larger memory suits complex firmware storage; lower temp rating excludes under-hood placement. | Select when higher density is needed and operating environment stays below 85°C. |
| BR25H256FJ-WE2 | 256 Kbit, 10 MHz, SPI interface, AEC-Q100 Grade 1, but uses 8-pin TSSOP (same pinout as SOIC but thinner profile). | TSSOP footprint reduces board area; identical thermal spec allows drop-in replacement where space is constrained. | Choose for space-constrained layouts requiring same Grade 1 qualification and pin-compatible form factor. |
Compared with AT25020B-XPD-T, M95256-DRMN6TP/K offers 100× more memory but sacrifices high-temperature operation, while BR25H256FJ-WE2 matches Grade 1 qualification and pin compatibility in a smaller TSSOP package - making it suitable for compact ECU designs needing identical thermal performance.
Availability
AT25020B-XPD-T is available at Aetrix Electronics and suitable for engine control units, ADAS sensors, body control modules, and electric power steering systems requiring stable component supply with automotive-grade reliability and traceable sourcing.
Supply support for AT25020B-XPD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog devices, and memory solutions, with core expertise in embedded control and automotive semiconductor design.
The AT250xxB family delivers SPI EEPROMs engineered specifically for automotive subsystems demanding AEC-Q100 qualification, extended temperature operation, and robust write-protection schemes - targeting ECU, ADAS, and chassis electronics.
FAQ
What automotive qualification does the AT25020B-XPD-T meet?
The AT25020B-XPD-T is AEC-Q100 qualified to Grade 1, meaning it is tested and certified for operation from -40°C to +125°C and meets rigorous stress-test requirements for automotive electronics. This qualification covers the entire device - including its 2 Kbit EEPROM array, SPI interface logic, STATUS register, and WP/HOLD pin circuitry - ensuring reliability in under-hood and powertrain applications where the AT25020B-XPD-T is deployed.
Does the AT25020B-XPD-T support both SPI Mode 0 and Mode 3?
Yes, the AT25020B-XPD-T supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), with data latched on the rising edge of SCK and output on the falling edge. The datasheet specifies Mode 0 timing, but Mode 3 operation is explicitly confirmed in the Features section. This dual-mode support allows seamless integration with a broad range of microcontrollers - including those used in legacy and next-generation automotive platforms - without requiring protocol translation or additional glue logic for the AT25020B-XPD-T.
How does the HOLD pin function during an active write cycle in the AT25020B-XPD-T?
The HOLD pin in the AT25020B-XPD-T has no effect on an ongoing internal write cycle - once the WRITE command completes and self-timed programming begins (up to 5 ms), asserting HOLD will not pause or abort it. HOLD only suspends serial communication (SI/SO/SCK interaction) during instruction/address/data transfer phases. Therefore, if a write is already executing, the AT25020B-XPD-T continues to completion regardless of HOLD state, ensuring data integrity while allowing bus arbitration during non-write intervals.
Can the AT25020B-XPD-T be used with 1.8V microcontrollers?
Yes, the AT25020B-XPD-T supports 1.7V minimum VCC, making it fully compatible with 1.8V logic systems. Its Grade 3 specification guarantees operation from 1.7V to 5.5V across -40°C to +85°C, and DC characteristics (e.g., VOL2 = 0.2V at IOL = 0.15 mA, VIH min = VCC × 0.7) are validated down to 1.7V. This allows direct interfacing with 1.8V MCUs without level shifters - provided system VCC is stable within spec and the AT25020B-XPD-T's WP and HOLD pins are driven to appropriate logic thresholds relative to its own VCC.
What is the default memory content and STATUS register state of the AT25020B-XPD-T at power-up?
At power-up, the AT25020B-XPD-T ships with all 256 bytes of EEPROM memory pre-programmed to 0xFFh (all bits = 1), the Write Enable Latch (WEL) bit = 0 (write disabled), RDY/BSY = 0 (ready), and BP1/BP0 = 00 (no array protection). These defaults ensure safe startup: no unintended writes can occur until WREN is issued, and memory contents are known and consistent. The BP bits retain their last written value across power cycles since they reside in nonvolatile memory - unlike WEL and RDY/BSY, which reset on each power-up.
AT25020B-XPD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 5 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25020B-XPD-T FAQ
1.How can I place an order for AT25020B-XPD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25020B-XPD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25020B-XPD-T reliable?
The price and inventory of AT25020B-XPD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25020B-XPD-T is usually 5 days.
3.What payment methods are accepted for AT25020B-XPD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25020B-XPD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25020B-XPD-T?
AT25020B-XPD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25020B-XPD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25020B-XPD-T?
For technical support, including AT25020B-XPD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25020B-XPD-T requirements.
6.How does Aetrix verify that AT25020B-XPD-T is sourced from the original manufacturer or authorized distributors?
All AT25020B-XPD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25020B-XPD-T meets industry standards.
7.What is the process for return or replacement of AT25020B-XPD-T?
All AT25020B-XPD-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25020B-XPD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25020B-XPD-T part is unused and in its original packaging.
Return procedure for AT25020B-XPD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25020B-XPD-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
