Microchip Technology AT25040-10PI
- Part No.:
- AT25040-10PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25040-10PI.pdf
- Description:
- IC EEPROM 4KBIT SPI 3MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,592
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040-10PI from Atmel (now Microchip) is a 4-kbit SPI serial EEPROM organized as 512 × 8-bit memory, operating from 2.7V to 5.5V, featuring 2.1 MHz clock rate at 5V, 8-byte page write, and hardware/software write protection via WP pin and status register. It serves in industrial control systems for nonvolatile parameter storage requiring extended temperature reliability.
For engineers reviewing the AT25040-10PI datasheet, AT25040-10PI pinout, AT25040-10PI application, or AT25040-10PI equivalent, key selection criteria include industrial-grade (-40°C to +85°C) operation, PDIP/SOIC package compatibility, SPI Mode 0/3 support, block write protection granularity, and self-timed 10 ms max write cycle.
Technical Context
The AT25040-10PI implements a synchronous SPI slave interface with separate SI/SO pins, MSB-first data transfer, and op-code–driven instruction set (WREN, WRITE, READ, RDSR, WRSR). It uses an 8-bit instruction register and supports HOLD pin suspension without sequence reset.
Block write protection is controlled by nonvolatile BP1/BP0 bits in the status register, enabling protection of 0%, 25%, 50%, or 100% of the 512-word array. Write enable state (WEN bit) and ready/busy flag (RDY bit) are accessible only via RDSR instruction during internal write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 kbit (512 × 8-bit), sufficient for firmware configuration tables or calibration data in resource-constrained microcontrollers |
| Supply Voltage Range | 2.7V to 5.5V - supports dual-voltage system integration without level-shifting |
| Max Clock Frequency | 2.1 MHz at VCC = 5.0V - enables fast parameter loading in real-time control loops |
| Write Cycle Time | 10 ms maximum - deterministic latency for critical nonvolatile updates |
| Endurance | 1 million write cycles - suitable for logging or counter applications with frequent updates |
| Data Retention | 100 years at 25°C - ensures long-term integrity of stored calibration or security keys |
| Operating Temperature | -40°C to +85°C - qualified for industrial automation and automotive under-hood modules |
Pinout & Package
AT25040-10PI is supplied in 8-pin PDIP (8P3) and JEDEC SOIC (8S1) packages, both 0.300" and 0.150" wide respectively, with identical pin mapping and thermal performance for drop-in layout compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; device ignores SI and tri-states SO when high |
| SCK | Serial Clock Input | Asynchronous edge-triggered clock; defines timing for SI sampling and SO output |
| SI | Serial Data Input | Accepts op-codes, addresses, and data; MSB first, sampled on SCK rising edge (Mode 0) |
| SO | Serial Data Output | Tri-state output delivering read data or status bits; high-impedance when CS high or HOLD active |
| WP | Write Protect | Hardware lock: low disables all write instructions regardless of WREN state |
| HOLD | Communication Suspend | Pauses ongoing SPI transaction without resetting address counter or command state |
| VCC | Power Supply | 2.7–5.5V supply; powers internal logic and charge pump for write operations |
| GND | Ground Reference | Return path for all I/O and internal circuitry; must be low-impedance for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 and 3 Compatibility | Interoperates with legacy 68HC11 and modern ARM Cortex-M SPI peripherals without mode reconfiguration |
| 8-Byte Page Write | Reduces write overhead by batching up to eight bytes per CS assertion, minimizing bus arbitration latency |
| Four-Tier Block Protection | Enables selective locking of top quarter (180–1FFh), top half (100–1FFh), or full array (000–1FFh) via BP1/BP0 bits |
| Self-Timed Internal Write Cycle | Eliminates need for external timing control or polling delay - CS high initiates autonomous erase-and-program sequence |
| HOLD Pin Functionality | Allows master MCU to service higher-priority interrupts while preserving exact SPI state, avoiding retransmission |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and fault history in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via SPI during boot and runtime updates; RDY bit enables precise timing of parameter reloads. Use Value: 100-year data retention and -40°C to +85°C rating ensure parameter integrity across decades of unattended operation in harsh electrical cabinets. | Use Scenario: Holding seat position presets, mirror calibration offsets, and lighting profiles in automotive door modules. IC Role / Device Role / Timing Role: SPI-connected memory for user-customizable settings; WP pin prevents accidental overwrites during CAN bus firmware updates. Use Value: Hardware write protection and 1M endurance allow daily user adjustments without degradation over 15+ vehicle years. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Patching |
Use Scenario: Storing flow-rate calibration coefficients and safety thresholds in Class II medical devices subject to regulatory audit. IC Role / Device Role / Timing Role: Secure, tamper-evident storage accessed only after hardware WP release and WREN confirmation; RDSR validates readiness before critical writes. Use Value: ESD >4000V and 100-year retention meet IEC 60601-1 requirements for long-term traceability of calibration records. | Use Scenario: Hosting field-upgradable firmware patches and tariff tables in utility-grade electricity meters with 20-year service life. IC Role / Device Role / Timing Role: SPI EEPROM used as secondary boot loader storage; HOLD pin allows meter SoC to process time-sync interrupts mid-write sequence. Use Value: Industrial temperature range and 2.7V min supply ensure reliable patch application during brownout conditions in outdoor meter enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN6TP/K | 4-kbit SPI EEPROM, 2.5–5.5V supply, 20 MHz max clock, 5 ms write cycle, SOIC-8 package | Higher speed and faster write enable but lacks HOLD pin and industrial temp grade | Select for cost-sensitive consumer designs where -40°C operation and suspend capability are not required |
| BR24G04FJ-WE2 | 4-kbit I²C EEPROM, 1.7–5.5V, 400 kHz standard mode, 5 ms write cycle, TSSOP-8 package | I²C interface instead of SPI; no WP/HOLD pins; different protocol stack and timing constraints | Choose when system already uses I²C bus and board space favors TSSOP; requires firmware rewrite for communication layer |
Compared with M95040-DRMN6TP/K and BR24G04FJ-WE2, the AT25040-10PI provides guaranteed industrial temperature operation, HOLD functionality for interrupt-safe writes, and hardware WP pin - making it uniquely suited for deterministic embedded control where SPI bus coexistence and robustness are mandatory.
Availability
AT25040-10PI is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device manufacturing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT25040-10PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology (formerly Atmel) is a global semiconductor company specializing in microcontrollers, analog, FPGA, and memory solutions for industrial, automotive, and IoT applications.
The AT250xx family was designed specifically for SPI-based nonvolatile data storage in space-constrained, low-power embedded systems requiring robust write protection and extended temperature reliability.
FAQ
What voltage range does the AT25040-10PI support, and how does it affect system design?
The AT25040-10PI operates from 2.7V to 5.5V, enabling direct connection to both 3.3V and 5V microcontroller SPI buses without level shifters. This simplifies power domain partitioning in mixed-voltage systems and eliminates external translation circuitry, reducing BOM cost and PCB area. Its 2.7V minimum also supports battery-backed operation in brownout scenarios common in industrial field equipment.
How does the HOLD pin function in the AT25040-10PI, and when should it be used?
The HOLD pin in the AT25040-10PI suspends ongoing SPI communication without resetting the internal address counter or command state - allowing the host MCU to service time-critical interrupts and resume exactly where it left off. It must be asserted low while SCK is low and released while SCK remains low. This feature is essential in real-time systems like motor drives or medical devices where uninterrupted SPI transactions cannot be sacrificed for interrupt latency.
Can the AT25040-10PI be used as a direct replacement for the AT25040-10PC, and what are the key differences?
No, the AT25040-10PI is not a direct replacement for the AT25040-10PC due to its extended industrial temperature range (-40°C to +85°C vs. 0°C to +70°C for the PC variant). While pinout, timing, and electrical specs are identical, the PI grade undergoes additional screening for thermal reliability. Using AT25040-10PC in industrial environments risks parametric drift or failure outside its rated range, whereas AT25040-10PI maintains full specification compliance across the wider span.
What is the purpose of the Write Protect (WP) pin in the AT25040-10PI, and how does it interact with software protection?
The WP pin in the AT25040-10PI provides hardware-level write inhibition: when pulled low, it blocks all write operations including WREN, WRITE, and WRSR - regardless of software state. This complements software protection (BP1/BP0 bits) by adding physical fail-safe against firmware bugs or malware-induced writes. For secure boot applications, WP is typically tied to a system-level security controller that asserts it during normal operation and releases it only during authenticated update sequences.
Does the AT25040-10PI require an external erase cycle before writing new data?
No, the AT25040-10PI does not require a separate erase cycle. All programming operations - including byte and page writes - are fully self-timed and internally manage erase-before-write sequencing. The host only needs to issue a WREN instruction followed by WRITE with valid address and data, then monitor the RDY bit via RDSR to determine completion. This simplifies firmware implementation and guarantees consistent 10 ms max write latency regardless of prior memory state.
AT25040-10PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25040-10PI FAQ
1.How can I place an order for AT25040-10PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040-10PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040-10PI reliable?
The price and inventory of AT25040-10PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040-10PI is usually 5 days.
3.What payment methods are accepted for AT25040-10PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040-10PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040-10PI?
AT25040-10PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040-10PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040-10PI?
For technical support, including AT25040-10PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040-10PI requirements.
6.How does Aetrix verify that AT25040-10PI is sourced from the original manufacturer or authorized distributors?
All AT25040-10PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040-10PI meets industry standards.
7.What is the process for return or replacement of AT25040-10PI?
All AT25040-10PI units undergo pre-shipment inspection (PSI). If there is an issue with AT25040-10PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040-10PI part is unused and in its original packaging.
Return procedure for AT25040-10PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040-10PI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

