Microchip Technology AT25040A-10PU-1.8
- Part No.:
- AT25040A-10PU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25040A-10PU-1.8.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040A-10PU-1.8 from Microchip Technology (formerly Atmel) is a 4-kbit SPI serial EEPROM organized as 512 words × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 8-byte page write mode and hardware/software write protection via WP pin and status register. It is used in industrial sensor calibration storage, embedded system configuration retention, and power-meter firmware parameter backup.
For engineers reviewing the AT25040A-10PU-1.8 datasheet, AT25040A-10PU-1.8 pinout, AT25040A-10PU-1.8 application, or AT25040A-10PU-1.8 equivalent, key selection criteria include low-voltage 1.8 V operation, 1 million write endurance, 100-year data retention, SPI Mode 0/3 compatibility, and 8-lead PDIP package with CS/SCK/SI/SO/WP/HOLD interface signals.
Technical Context
The AT25040A-10PU-1.8 implements a synchronous SPI slave interface with separate SI (input) and SO (output) pins, MSB-first data framing, and op-code–driven command set including WREN, WRITE, READ, RDSR, and WRSR. It uses an internal address counter that auto-increments during sequential reads and wraps on boundary overflow.
Block write protection is controlled nonvolatilely via BP1/BP0 bits in the status register, enabling protection of 0%, 25%, 50%, or 100% of the 512-word array. The HOLD pin suspends ongoing serial transfers without resetting the sequence, while the WP pin provides hardware-level write inhibition independent of software state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 kbit (512 × 8-bit words) - sufficient for storing device ID, calibration coefficients, or boot configuration in space-constrained embedded nodes. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V microcontrollers. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput parameter updates in real-time control loops without CPU polling overhead. |
| Write Endurance | 1,000,000 cycles - ensures reliable logging of operational events over 10+ years in industrial telemetry applications. |
| Data Retention | 100 years at +25 °C - guarantees long-term integrity of factory-trimmed analog front-end settings across product lifetime. |
| Page Write Size | 8 bytes - minimizes bus occupancy during multi-byte writes while avoiding wrap-around corruption in partial-page updates. |
| Operating Temperature | −40 °C to +85 °C - qualified for use in automotive body control modules and outdoor utility metering environments. |
Pinout & Package
AT25040A-10PU-1.8 is supplied in an 8-lead JEDEC PDIP package (package code 8P3), 0.300" wide body, RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction; high impedance output when CS is high. |
| SCK | Serial Clock | Input-only clock synchronized to master; defines timing for SI sampling and SO output transitions per SPI Mode 0/3. |
| SI | Serial Data Input | Master-to-slave data path carrying op-codes, addresses, and write data; sampled on SCK rising edge in Mode 0. |
| SO | Serial Data Output | Slave-to-master data path for read data and status register contents; driven on SCK falling edge in Mode 0. |
| GND | Ground Reference | Primary return path for VCC current and digital I/O reference; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | Single supply input supporting 1.8–5.5 V; decoupling capacitor (0.1 µF) required within 10 mm of pin for noise immunity. |
| WP | Write Protect | Hardware lock: drives low to disable all write operations regardless of WREN status or status register settings. |
| HOLD | Communication Suspend | Pauses active SPI transfer without resetting internal address counter; requires SCK low before assertion and release. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with legacy 68HC11 and modern ARM Cortex-M SPI peripherals without protocol translation logic. |
| Self-timed Write Cycle | Eliminates external timing control; max 5 ms internal erase/write completes autonomously after CS high transition. |
| Four-Level Block Protection | BP1/BP0 bits allow selective locking of top quarter, half, or full memory array-enabling secure bootloader + user-config partitioning. |
| Low Standby Current | 0.1 µA at 1.8 V / CS = VCC - extends battery life in always-on IoT edge sensors with infrequent parameter updates. |
| HOLD Pin Functionality | Enables time-critical MCU task preemption without losing SPI context-critical for deterministic real-time interrupt handling. |
Applications
| Industrial Sensor Calibration | Smart Energy Metering |
|---|---|
Use Scenario: Storing temperature-compensated ADC offset/gain coefficients during factory calibration of pressure transducers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed once per power-up; SPI read occurs during initialization before analog signal acquisition. Use Value: Enables field-replaceable sensor heads with unique calibration data retained across 100+ years without backup battery. | Use Scenario: Holding tariff tables, billing counters, and communication module credentials in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Secure parameter vault with WP pin tied to tamper-detection circuit; write-protected during normal operation. Use Value: Prevents unauthorized firmware modification while allowing authorized updates via secure bootloader handshake. |
| Embedded System Bootloader | Automotive Body Control Unit |
Use Scenario: Storing fail-safe default settings and recovery image pointers for microcontroller-based motor drives. IC Role / Device Role / Timing Role: Dual-role memory: holds boot configuration (read-only) and runtime fault logs (write-enabled only during diagnostic mode). Use Value: Supports zero-touch field recovery by loading last-known-good parameters when CRC check fails on main flash. | Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced directly to 1.8 V CAN transceiver MCU; accessed during wake-up from sleep mode. Use Value: Achieves <1 µA total sleep current with WP and CS held inactive, meeting OEM automotive quiescent power budgets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN6TP/K | 4 kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, TSSOP8 package (8A2), same pinout as AT25040A-10PU-1.8 but different footprint. | Requires PCB layout change due to TSSOP vs PDIP; better thermal performance in reflow-soldered assemblies. | Select when surface-mount assembly and higher thermal reliability are prioritized over through-hole serviceability. |
| BR24G04FJ-WE2 | 4 kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, SOP8 package; uses two-wire interface instead of SPI. | Requires MCU I²C peripheral instead of SPI; slower write speed and no HOLD pin support. | Select only if system already uses I²C for other peripherals and SPI bandwidth is not required for EEPROM access. |
Compared with M95040-DRMN6TP/K and BR24G04FJ-WE2, the AT25040A-10PU-1.8 offers through-hole PDIP packaging for prototyping and repair, native SPI Mode 0/3 compatibility with legacy controllers, and dedicated HOLD functionality for deterministic interrupt handling-making it optimal for industrial control and automotive body electronics where robustness and interface flexibility are critical.
Availability
AT25040A-10PU-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart energy metering, and automotive body control unit designs requiring stable component supply, long-lifecycle assurance, and RoHS-compliant through-hole packaging.
Supply support for AT25040A-10PU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification capabilities.
The AT25040A-10PU-1.8 belongs to Microchip's legacy serial EEPROM product line, designed specifically for reliable, low-voltage nonvolatile data storage in resource-constrained embedded systems where SPI interface simplicity and long-term data integrity are essential.
FAQ
What voltage range does the AT25040A-10PU-1.8 support, and how does it affect interface compatibility?
The AT25040A-10PU-1.8 operates from 1.8 V to 5.5 V, making it compatible with both 1.8 V logic families and legacy 5 V microcontrollers. Its input thresholds scale with VCC (VIH ≥ 0.7×VCC), ensuring robust signal recognition across the full range. This eliminates level-shifting requirements in mixed-voltage systems and simplifies design reuse across multiple generations of host processors. The AT25040A-10PU-1.8 maintains full AC timing compliance-including 20 MHz operation at 5 V-within this range.
How does the HOLD pin function in the AT25040A-10PU-1.8, and what is its timing requirement?
The HOLD pin in the AT25040A-10PU-1.8 suspends ongoing SPI communication without resetting the internal address counter or command state. To activate HOLD, the pin must be driven low while SCK is low; to resume, it must be returned high while SCK remains low. During HOLD, SI is ignored and SO enters high-impedance. This allows time-critical MCU interrupts to execute without corrupting EEPROM transactions. The AT25040A-10PU-1.8 specifies tHD (HOLD setup) and tCD (HOLD hold) times of 20–80 ns depending on VCC.
Can the AT25040A-10PU-1.8 be used as a direct replacement for the AT25040A-10PU-2.7 in existing designs?
Yes, the AT25040A-10PU-1.8 is pin-compatible and functionally identical to the AT25040A-10PU-2.7 except for extended 1.8 V minimum supply support. Both share identical PDIP-8 packaging, SPI command set, timing, and protection features. The AT25040A-10PU-1.8 adds guaranteed operation down to 1.8 V, enabling deployment in newer ultra-low-power systems without hardware changes. No firmware or layout modifications are needed when upgrading from -2.7 to -1.8 variants.
What is the maximum write endurance and data retention specification for the AT25040A-10PU-1.8?
The AT25040A-10PU-1.8 guarantees 1,000,000 write/erase cycles and 100 years of data retention at +25 °C. Endurance is tested under worst-case conditions (5.5 V, 85 °C, page-mode writes), and retention is characterized using accelerated high-temperature testing with extrapolation. These specifications apply to the full 512-word memory array and are maintained across the rated temperature range (−40 °C to +85 °C). The AT25040A-10PU-1.8 meets industrial longevity requirements for firmware parameter storage and calibration data archiving.
Does the AT25040A-10PU-1.8 support SPI Mode 3, and how is it configured?
Yes, the AT25040A-10PU-1.8 explicitly supports SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in its official datasheet. Mode selection is determined solely by the host controller's SCK polarity and phase settings; no internal register configuration is required. In Mode 3, data is sampled on the SCK falling edge and shifted out on the rising edge. The AT25040A-10PU-1.8 maintains identical timing parameters (tWH, tWL, tSU, tH) across both modes, ensuring interoperability with diverse SPI masters including Freescale Kinetis and STMicro STM32 families.
AT25040A-10PU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25040A-10PU-1.8 FAQ
1.How can I place an order for AT25040A-10PU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040A-10PU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040A-10PU-1.8 reliable?
The price and inventory of AT25040A-10PU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040A-10PU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25040A-10PU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040A-10PU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040A-10PU-1.8?
AT25040A-10PU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040A-10PU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040A-10PU-1.8?
For technical support, including AT25040A-10PU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040A-10PU-1.8 requirements.
6.How does Aetrix verify that AT25040A-10PU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25040A-10PU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040A-10PU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25040A-10PU-1.8?
All AT25040A-10PU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25040A-10PU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040A-10PU-1.8 part is unused and in its original packaging.
Return procedure for AT25040A-10PU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040A-10PU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

