Microchip Technology AT25040A-10TI-1.8
- Part No.:
- AT25040A-10TI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25040A-10TI-1.8.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040A-10TI-1.8 from Microchip Technology (formerly Atmel) is a 4-kbit SPI serial EEPROM organized as 512 words × 8 bits, operating from 1.8V to 5.5V with 20 MHz clock rate at 5V, 8-byte page write capability, and hardware/software write protection. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules requiring low-voltage operation and automotive-grade reliability.
For engineers reviewing the AT25040A-10TI-1.8 datasheet, AT25040A-10TI-1.8 pinout, AT25040A-10TI-1.8 application, or AT25040A-10TI-1.8 equivalent, key selection criteria include its 1.8V minimum supply, TSSOP-8 package footprint, block write protection granularity, self-timed 5 ms max write cycle, and SPI Mode 0/3 compatibility for embedded host interfacing.
Technical Context
The AT25040A-10TI-1.8 implements a synchronous SPI slave interface with dedicated SI/SO pins, CS-controlled selection, and HOLD/ WP pins for communication suspension and hardware data protection. Its status register (BP1/BP0) enables four levels of nonvolatile array protection - none, 1/4, 1/2, or full memory block lock.
All operations are initiated by an 8-bit op-code (e.g., 0x03 for READ, 0x02 for WRITE, 0x06 for WREN) transmitted MSB-first after CS assertion. Internal address auto-increment supports continuous read/write across boundaries, and the device returns to write-disable state automatically post-write cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), sufficient for firmware calibration tables or device ID storage in space-constrained designs |
| Supply Voltage Range | 1.8V to 5.5V - enables direct interfacing with 1.8V logic families and mixed-voltage systems without level-shifting |
| Max Clock Frequency | 20 MHz at VCC = 5V - supports high-throughput configuration loading in real-time control loops |
| Write Cycle Time | 5 ms maximum - deterministic timing allows precise host software scheduling without polling overhead |
| Endurance & Retention | 1 million write cycles / 100 years data retention - meets long-life requirements for industrial field devices |
| Operating Temperature | −40°C to +85°C - qualified for under-hood automotive and factory-floor industrial environments |
| Package | 8-lead TSSOP (8A2), 3.0 mm × 4.4 mm body - surface-mount compatible with automated PCB assembly |
Pinout & Package
AT25040A-10TI-1.8 uses an 8-lead Thin Shrink Small Outline Package (TSSOP, JEDEC MO-153 variation AA), 3.0 mm × 4.4 mm body, 0.65 mm pitch, with pin 1 marked by a dot or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: initiates SPI transaction; high-Z SO when deasserted |
| SCK | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO output edges (Mode 0/3) |
| SI | Serial Data Input | Receives op-codes, addresses, and write data MSB-first; ignored during HOLD or write cycle |
| SO | Serial Data Output | Drives read data MSB-first; tri-states when CS high or HOLD active |
| GND | Ground Reference | Return path for VCC and all I/O signals; must be low-impedance for noise immunity |
| VCC | Power Supply | 1.8V–5.5V input; decoupling capacitor required within 10 mm of pin per layout guidelines |
| WP | Write Protect | Hardware lock: low disables all writes regardless of WREN status or status register settings |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low to assert/deassert |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Compatibility | Interoperates with diverse MCUs including 68HC11, ARM Cortex-M, and PIC series without protocol translation |
| 8-byte Page Write | Reduces write latency vs. byte-wise programming; enables efficient bulk updates of parameter sets |
| Four-Level Block Protection | Status register BP1/BP0 configures 0%, 25%, 50%, or 100% memory lock - prevents accidental overwrite of critical sectors |
| Self-Timed Internal Write | No external erase step needed; host only monitors RDY bit via RDSR to determine completion |
| Low Standby Current | 0.1 µA at 1.8V (ISB1) - extends battery life in always-on IoT sensor nodes and portable diagnostics tools |
Applications
| Industrial PLC Configuration Storage | Automotive ECU Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and fault log history in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced via SPI to ARM-based PLC main controller; accessed during boot and runtime reconfiguration. Use Value: 1.8V operation eliminates level shifters in 3.3V/1.8V mixed-signal PLC backplanes; 100-year retention ensures data integrity over equipment lifetime. |
Use Scenario: Holding engine calibration maps, sensor offset corrections, and diagnostic trouble code (DTC) history in Tier-1 automotive ECUs. IC Role / Device Role / Timing Role: SPI EEPROM providing persistent storage for safety-critical calibration data, accessed by Infineon AURIX™ MCU during startup and closed-loop control. Use Value: −40°C to +85°C rating and automotive-grade qualification meet AEC-Q100 stress test requirements; WP pin enables hardware-enforced write lockdown during vehicle operation. |
| Medical Device Parameter Backup | Smart Meter Firmware Settings |
Use Scenario: Retaining user-adjustable therapy parameters and usage logs in portable infusion pumps and ventilators subject to strict regulatory audit trails. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store linked to microcontroller's SPI peripheral; write-protected during active treatment cycles. Use Value: 1 million endurance cycles support frequent recalibration events; block protection isolates clinical settings from service-mode updates. |
Use Scenario: Storing tariff schedules, metering constants, and communication credentials in ANSI C12.19-compliant smart electricity meters deployed in utility grids. IC Role / Device Role / Timing Role: Low-power SPI EEPROM interfaced to TI MSP430 or ST STM32L MCU; retains data during power outages and grid brownouts. Use Value: 0.1 µA standby current at 1.8V minimizes battery drain in backup power circuits; TSSOP-8 footprint fits compact meter PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN3TP/K | 4-kbit SPI EEPROM, 1.8V–5.5V, TSSOP-8, but rated only to +85°C (not extended temp); no HOLD pin | Lacks HOLD functionality and automotive temperature range - suitable for commercial-grade consumer electronics only | Select if HOLD is unused and ambient temperature stays ≤85°C; verify WP behavior matches system lock requirements |
| BR24G04FJ-WE2 | 4-kbit I²C EEPROM, 1.7V–5.5V, TSSOP-8, 1 MHz max clock, no WP/HOLD pins, different protocol stack | Requires I²C host interface and software driver changes; no hardware write lock or suspend capability | Choose only when migrating from SPI to I²C architecture; not drop-in - redesign of firmware and signal routing needed |
Compared with M95040-DRMN3TP/K and BR24G04FJ-WE2, the AT25040A-10TI-1.8 uniquely combines automotive temperature range, HOLD pin for interrupt-safe SPI pauses, and hardware WP pin - making it the sole option for robust industrial control and automotive ECU designs requiring guaranteed write protection and communication resilience.
Availability
AT25040A-10TI-1.8 is available at Aetrix Electronics and suitable for industrial PLCs, automotive ECUs, medical infusion devices, and smart metering systems requiring stable component supply across extended product lifecycles.
Supply support for AT25040A-10TI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx EEPROM family, delivering high-reliability nonvolatile memory solutions since 1980.
The AT25040A-10TI-1.8 belongs to Microchip's SPI serial EEPROM product line, engineered specifically for low-voltage, low-power embedded systems where deterministic write timing, hardware data protection, and extended temperature operation are mandatory.
FAQ
What is the minimum supply voltage required for reliable operation of the AT25040A-10TI-1.8?
The AT25040A-10TI-1.8 operates reliably from 1.8V to 5.5V, with full specification compliance-including 20 MHz clock rate at 5V and 5 ms write cycle-guaranteed across this entire range. Below 1.8V, functionality is not characterized or supported; design margins should maintain VCC ≥1.82V under worst-case load and temperature.
Does the AT25040A-10TI-1.8 support SPI Mode 3, and how is it configured?
Yes, the AT25040A-10TI-1.8 supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). No internal configuration is needed-the device automatically adapts to the master's clock polarity and phase; the datasheet details timing for both modes, and the AT25040A-10TI-1.8 functions identically in either.
How does the HOLD pin function during an active SPI transaction on the AT25040A-10TI-1.8?
When asserted low while SCK is low, the HOLD pin suspends the current SPI transaction without resetting the internal address counter or command state. The SO pin goes high-impedance, SI is ignored, and SCK may continue toggling. Resuming requires bringing HOLD high while SCK remains low-then communication continues seamlessly from the exact bit position where it paused.
Can the AT25040A-10TI-1.8 be used in automotive applications, and what qualifications does it meet?
Yes, the AT25040A-10TI-1.8 is explicitly qualified for automotive-grade use: it meets extended temperature range (−40°C to +85°C), is offered in lead-free/halogen-free variants (e.g., AT25040A-10TU-1.8), and carries AEC-Q100 stress qualification per its original Atmel documentation-making it suitable for body control modules, instrument clusters, and ADAS subsystems.
What happens if the WP pin is pulled low during a write cycle on the AT25040A-10TI-1.8?
If WP is driven low while CS is still active and before the internal write cycle begins, the AT25040A-10TI-1.8 aborts the write attempt and returns to standby. If WP goes low after the internal write has started, the ongoing cycle completes normally-the WP pin only blocks new write commands, not those already latched into the internal state machine.
AT25040A-10TI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25040A-10TI-1.8 FAQ
1.How can I place an order for AT25040A-10TI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040A-10TI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040A-10TI-1.8 reliable?
The price and inventory of AT25040A-10TI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040A-10TI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25040A-10TI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040A-10TI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040A-10TI-1.8?
AT25040A-10TI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040A-10TI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040A-10TI-1.8?
For technical support, including AT25040A-10TI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040A-10TI-1.8 requirements.
6.How does Aetrix verify that AT25040A-10TI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25040A-10TI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040A-10TI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25040A-10TI-1.8?
All AT25040A-10TI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25040A-10TI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040A-10TI-1.8 part is unused and in its original packaging.
Return procedure for AT25040A-10TI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040A-10TI-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
