Microchip Technology AT25040AN-10SI-1.8
- Part No.:
- AT25040AN-10SI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25040AN-10SI-1.8.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,644
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040AN-10SI-1.8 from Microchip Technology (formerly Atmel) is a 4-kbit SPI serial EEPROM organized as 512 words × 8 bits, operating from 1.8V to 5.5V with 20 MHz clock rate at 5V, 8-byte page write capability, and hardware/software write protection. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules requiring low-voltage operation and automotive-grade reliability.
For engineers reviewing the AT25040AN-10SI-1.8 datasheet, AT25040AN-10SI-1.8 pinout, AT25040AN-10SI-1.8 application, or AT25040AN-10SI-1.8 equivalent, this page delivers verified electrical parameters, JEDEC SOIC-8 package mapping, SPI Mode 0/3 interface behavior, block write protection logic, and validated alternative parts for design-in continuity.
Technical Context
The AT25040AN-10SI-1.8 implements a synchronous SPI slave interface with separate SI/SO pins, MSB-first data framing, and CS-driven command initiation. Its status register (BP1/BP0/WEN/RDY) controls 1/4, 1/2, or full-array write protection and reports internal write cycle completion.
It supports dual voltage operation (1.8–5.5V), self-timed 5 ms max write cycles, and HOLD pin suspension of ongoing serial transfers without sequence reset. The device powers up in write-disabled state and requires explicit WREN instruction before any WRITE or WRSR operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8-bit words) - fixed address space for compact firmware parameter storage |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifting |
| Max Clock Frequency | 20 MHz at VCC = 5.0 V - supports high-speed configuration read/write in time-critical boot sequences |
| Page Write Size | 8 bytes - minimizes write latency per transaction while limiting over-programming risk during partial updates |
| Write Endurance | 1 million cycles - ensures >10 years of daily reconfiguration in industrial logging or calibration applications |
| Data Retention | 100 years at +25°C - guarantees long-term integrity of stored calibration coefficients or security keys |
| Operating Temperature | −40°C to +85°C - qualified for under-hood automotive sensors and factory-floor PLCs |
Pinout & Package
AT25040AN-10SI-1.8 is supplied in an 8-lead JEDEC SOIC package (8S1), 0.150" wide body, with standard gull-wing lead form and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: initiates command decoding and disables SO output when high |
| SCK | Serial Clock | Master-generated edge-triggered clock; defines timing for SI sampling and SO output |
| SI | Serial Data Input | Receives op-code, address, and data; ignored unless CS is low and device is write-enabled |
| SO | Serial Data Output | Tri-state output delivering read data or status bits; high-impedance when CS high or HOLD active |
| GND | Ground Reference | Return path for all I/O and power currents; must be low-impedance to minimize noise on SPI lines |
| VCC | Power Supply | Single supply input supporting 1.8–5.5 V; decoupling capacitor required within 10 mm |
| WP | Write Protect | Hardware lock: drives all write operations inactive when pulled low, independent of status register |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., during MCU interrupt) without resetting address counter |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 and 3 compatibility | Supports both common polarity/phase configurations, enabling drop-in use with 68HC11, PIC, and ARM Cortex-M SPI peripherals |
| Block write protection (BP1/BP0) | Four selectable protection levels (none, 1/4, 1/2, full array) implemented via nonvolatile status register bits |
| Hardware + software write disable | WP pin provides immediate physical lockout; WRDI instruction offers programmable disable independent of WP state |
| Self-timed write cycle | No external erase step required; internal timing eliminates need for host-side delay loops or polling overhead |
| HOLD pin suspend function | Allows interruption of multi-byte reads/writes during MCU servicing without losing byte alignment or address state |
Applications
| Industrial Sensor Calibration | Automotive ECU Configuration |
|---|---|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog sensor front-ends in factory automation systems. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization and field recalibration events. Use Value: Enables accurate 16-bit ADC readings across −40°C to +85°C using factory-trimmed values retained for 100 years. |
Use Scenario: Holding vehicle-specific tuning maps and diagnostic fault codes in body control modules. IC Role / Device Role / Timing Role: SPI-configurable memory mapped into MCU's peripheral address space for fast read access during runtime. Use Value: Supports 20 MHz read bursts for real-time map lookup and 5 ms page writes for infrequent code updates without system stall. |
| Medical Device Settings Storage | Smart Meter Firmware Parameters |
Use Scenario: Retaining user-prescribed therapy settings and usage logs in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, low-power EEPROM interfaced via isolated SPI bus to meet IEC 60601-1 safety requirements. Use Value: 1.8V operation extends battery life; 1M endurance allows >270 daily writes over 10-year product lifetime. |
Use Scenario: Storing tariff tables, metering constants, and communication credentials in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with WP pin hardwired to secure voltage rail. Use Value: Block protection prevents accidental overwrite of critical billing parameters during firmware upgrades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN6TP/K | 4-kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, SOIC-8, but uses different status register bit layout and lacks HOLD pin | Requires firmware adaptation for status register interpretation and no suspend capability during SPI transfers | Select when HOLD functionality is unused and legacy STMicro firmware compatibility is prioritized |
| BR24G04FJ-WE2 | 4-kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, TSSOP-8, with write protect via A0/A1 pins instead of dedicated WP | Requires I²C bus instead of SPI; slower write throughput; no hardware HOLD or page write optimization | Choose for space-constrained designs where I²C is already dominant and 5 ms write latency is acceptable |
Compared with M95040-DRMN6TP/K and BR24G04FJ-WE2, the AT25040AN-10SI-1.8 uniquely combines SPI Mode 0/3 flexibility, HOLD suspend, and dedicated WP pin in a JEDEC SOIC-8 footprint-making it optimal for real-time embedded systems needing deterministic serial interface control and robust data integrity.
Availability
AT25040AN-10SI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive ECU configuration, and medical device settings storage requiring stable component supply across extended temperature and low-voltage operating conditions.
Supply support for AT25040AN-10SI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx family of SPI EEPROMs.
The AT25040AN-10SI-1.8 belongs to Microchip's serial EEPROM product line, designed specifically for reliable, low-power nonvolatile storage in resource-constrained microcontroller systems across automotive, industrial, and medical end equipment.
FAQ
What voltage range does the AT25040AN-10SI-1.8 support?
The AT25040AN-10SI-1.8 operates from 1.8 V to 5.5 V, enabling direct connection to 1.8V logic families, 3.3V microcontrollers, and legacy 5V systems without level translation. This dual-range capability is confirmed in Table 2 of the datasheet (VCC1 min = 1.8 V), and the device maintains full AC/DC specifications-including 20 MHz clock rate at 5V-across the entire range.
Does the AT25040AN-10SI-1.8 support SPI Mode 3 in addition to Mode 0?
Yes, the AT25040AN-10SI-1.8 explicitly supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1), as stated in the Features section of the datasheet. This dual-mode compatibility allows seamless integration with diverse host controllers including 68HC11 derivatives and modern ARM-based MCUs that default to either polarity/phase configuration.
How does the HOLD pin function on the AT25040AN-10SI-1.8?
The HOLD pin on the AT25040AN-10SI-1.8 suspends ongoing SPI communication without resetting the internal address counter or command state. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs; resuming requires bringing HOLD high while SCK remains low. This behavior is fully documented in the "HOLD" subsection of the Serial Interface section and Figure 10 timing diagram.
What is the maximum write endurance and data retention for the AT25040AN-10SI-1.8?
The AT25040AN-10SI-1.8 guarantees 1 million write cycles and 100 years of data retention at +25°C, as specified in the Features list and Table 4 (Endurance). These values are characterized-not just typical-and apply under rated conditions (5.0 V, 25°C, page mode), making them suitable for long-life industrial deployments where field recalibration occurs daily.
Is the AT25040AN-10SI-1.8 pin-compatible with other members of the AT25010A/020A/040A family?
Yes, the AT25040AN-10SI-1.8 shares identical pinout, package (8S1 SOIC), and interface signaling with AT25010A and AT25020A variants. All three use the same 8-pin configuration (CS, SO, WP, GND, VCC, HOLD, SCK, SI) and support identical instruction set, status register format, and AC timing-enabling PCB-level reuse across 1-kbit, 2-kbit, and 4-kbit density options.
AT25040AN-10SI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25040AN-10SI-1.8 FAQ
1.How can I place an order for AT25040AN-10SI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040AN-10SI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040AN-10SI-1.8 reliable?
The price and inventory of AT25040AN-10SI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040AN-10SI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25040AN-10SI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040AN-10SI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040AN-10SI-1.8?
AT25040AN-10SI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040AN-10SI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040AN-10SI-1.8?
For technical support, including AT25040AN-10SI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040AN-10SI-1.8 requirements.
6.How does Aetrix verify that AT25040AN-10SI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25040AN-10SI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040AN-10SI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25040AN-10SI-1.8?
All AT25040AN-10SI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25040AN-10SI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040AN-10SI-1.8 part is unused and in its original packaging.
Return procedure for AT25040AN-10SI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040AN-10SI-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
