My Inquiry
My Account
Microchip Technology AT25040AN-10SU-1.8-T
- Part No.:
- AT25040AN-10SU-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25040AN-10SU-1.8-T.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040AN-10SU-1.8-T from Microchip Technology (formerly Atmel) is a 4-kbit SPI serial EEPROM organized as 512 words × 8 bits, operating from 1.8 V to 5.5 V with 20 MHz clock rate at 5 V, 8-byte page write capability, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules.
For engineers reviewing the AT25040AN-10SU-1.8-T datasheet, AT25040AN-10SU-1.8-T pinout, AT25040AN-10SU-1.8-T application, or AT25040AN-10SU-1.8-T equivalent, key selection factors include 1.8 V minimum supply, 5 ms max write cycle time, block write protection granularity (1/4, 1/2, or full array), HOLD pin for suspend/resume of SPI communication, and TSSOP-8 package compatibility with space-constrained PCB layouts.
Technical Context
The AT25040AN-10SU-1.8-T implements a synchronous SPI slave interface supporting Modes 0 and 3, with separate SI (input) and SO (output) pins and no internal address counter reset on CS high. Its status register controls BP1/BP0 bits to enable four levels of nonvolatile block write protection, while WEN bit indicates write-enable latch state.
Internal self-timed write cycles eliminate external timing control; all programming occurs after CS rising edge, with RDY bit (Status Register Bit 0) indicating busy status. The HOLD pin suspends ongoing SPI transfers without resetting sequence state, and WP pin provides hardware-level write inhibition independent of software commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), sufficient for firmware boot flags, calibration coefficients, or device ID storage in resource-limited systems. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic domains and backward compatibility with 3.3 V/5 V host controllers. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput configuration reads during system initialization. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency for saving critical runtime parameters without blocking host MCU execution. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - meets long-life requirements for industrial logging and field-upgradeable devices. |
| Operating Temperature | −40°C to +85°C - qualified for industrial ambient environments without derating. |
| Page Write Size | 8 bytes - allows efficient burst writes of small parameter sets while minimizing overwrites in adjacent memory locations. |
Pinout & Package
AT25040AN-10SU-1.8-T uses an 8-lead TSSOP package (JEDEC MO-153, 0.170" wide body, 0.65 mm pitch), measuring 3.0 mm × 4.4 mm × 1.05 mm, suitable for automated SMT assembly and compact board layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept SPI commands and drive SO output; high-Z SO when CS high. |
| SCK | Serial Clock Input | Master-generated clock; timing reference for SI sampling and SO output; supports up to 20 MHz at 5 V. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data MSB-first; ignored during HOLD or when CS high. |
| SO | Serial Data Output | Drives read data MSB-first; enters high-impedance state when CS high or HOLD active. |
| GND | Ground Reference | Return path for VCC and all I/O signals; requires low-impedance connection to minimize noise coupling into SPI lines. |
| VCC | Power Supply | Single supply input (1.8–5.5 V); powers internal logic, memory array, and I/O buffers; bypass capacitor required. |
| WP | Write Protect | Hardware lock: low disables all write operations regardless of WREN status or status register settings. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., mid-read/write) without losing byte count or address pointer; resumes on HOLD high. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with diverse microcontrollers (e.g., AVR, PIC, ARM Cortex-M) without protocol translation or level-shifting. |
| Block Write Protection | Configurable via status register to protect 0%, 25%, 50%, or 100% of memory - prevents accidental overwrite of critical calibration or security keys. |
| Hardware + Software Write Protection | WP pin provides fail-safe lock; WREN/WRDI instructions allow dynamic enable/disable - layered security for field-updatable systems. |
| 8-byte Page Write | Reduces write overhead vs. byte-wise programming; enables atomic updates of multi-byte parameters like sensor offsets or network MACs. |
| HOLD Pin Functionality | Enables priority interrupt handling: host MCU can pause EEPROM access mid-transfer to service time-critical tasks, then resume seamlessly. |
Applications
| Industrial Sensor Node | Medical Device Calibration Storage |
|---|---|
|
Use Scenario: A battery-powered temperature/humidity sensor node stores factory calibration coefficients and user-adjusted thresholds in nonvolatile memory between power cycles. IC Role / Device Role / Timing Role: AT25040AN-10SU-1.8-T provides persistent, low-power configuration storage accessible via SPI during MCU boot and runtime parameter updates. Use Value: 1.8 V operation extends battery life; 1M endurance ensures >10 years of daily recalibration; block protection prevents corruption of factory-set values. |
Use Scenario: An infusion pump retains per-device calibration data (flow rate offsets, pressure sensor gains) and usage logs across sterilization cycles and firmware updates. IC Role / Device Role / Timing Role: AT25040AN-10SU-1.8-T acts as tamper-resistant configuration vault, accessed only during maintenance mode with WP pin asserted. Use Value: Hardware WP lock prevents unauthorized changes during clinical use; 100-year data retention meets medical device regulatory archiving requirements. |
| Automotive Body Control Module | Smart Energy Meter Firmware Settings |
|
Use Scenario: A BCM stores seat position presets, mirror angles, and lighting profiles for driver personalization, surviving vehicle battery disconnects. IC Role / Device Role / Timing Role: AT25040AN-10SU-1.8-T serves as low-voltage configuration memory, interfaced directly to 3.3 V MCU SPI port with HOLD used during CAN bus arbitration. Use Value: −40°C to +85°C rating ensures reliability under hood conditions; 5 ms write time enables fast save-on-exit without delaying shutdown sequences. |
Use Scenario: A utility-grade meter stores tariff schedules, demand-response thresholds, and cryptographic keys for secure firmware updates over PLC or RF links. IC Role / Device Role / Timing Role: AT25040AN-10SU-1.8-T holds security-critical parameters isolated from main flash, accessed only by trusted bootloader via authenticated SPI commands. Use Value: Dual protection (WP pin + status register) prevents malicious or accidental overwrite; 1.8 V support simplifies integration with ultra-low-power metrology SoCs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN6TP/K | 4-kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, TSSOP-8, but lacks HOLD pin and supports only Mode 0. | No suspend capability limits use in interrupt-driven systems; identical memory size and voltage range suit basic configuration storage. | Select when HOLD functionality is unnecessary and cost optimization is prioritized over feature parity. |
| BR24G04FJ-WE2 | 4-kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, SOP-8, with write protect pin and 1 M endurance, but uses two-wire interface. | Requires I²C host controller instead of SPI; slower clock limits bulk parameter loading; smaller footprint than TSSOP-8. | Choose for designs already using I²C peripherals or where pin count constraints favor two-wire over four-wire serial interface. |
Compared with M95040-DRMN6TP/K and BR24G04FJ-WE2, the AT25040AN-10SU-1.8-T uniquely combines SPI Mode 0/3 flexibility, HOLD suspend capability, and TSSOP-8 packaging - making it optimal for interrupt-sensitive industrial controllers requiring robust, low-voltage nonvolatile storage.
Availability
AT25040AN-10SU-1.8-T is available at Aetrix Electronics and suitable for industrial sensor nodes, medical calibration storage, automotive body control modules, and smart energy meter firmware settings requiring stable component supply and long-term lifecycle support.
Supply support for AT25040AN-10SU-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains its legacy serial EEPROM portfolio with full technical documentation, qualification, and long-term supply commitment.
The AT25040A family was designed specifically for low-voltage, space-constrained embedded systems needing reliable, SPI-compatible nonvolatile memory with flexible write protection - targeting industrial automation, medical instrumentation, and automotive subsystems.
FAQ
What is the minimum supply voltage required for reliable operation of the AT25040AN-10SU-1.8-T?
The AT25040AN-10SU-1.8-T is rated for operation down to 1.8 V, as indicated by the "-1.8" suffix in its ordering code. At this voltage, it supports SPI communication up to 5 MHz (per Table 4 AC Characteristics), maintains full read/write functionality, and guarantees 1 million write cycles and 100-year data retention under specified temperature conditions. Operation below 1.8 V is not characterized or guaranteed.
Does the AT25040AN-10SU-1.8-T support both SPI Mode 0 and Mode 3, and how is mode selection handled?
Yes, the AT25040AN-10SU-1.8-T supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1), as explicitly stated in its Features section. Mode selection is determined solely by the host controller's clock polarity and phase configuration - no internal register setting or command is required. The device automatically adapts to either mode based on SCK idle state and sampling edge.
How does the HOLD pin function during an active SPI transaction on the AT25040AN-10SU-1.8-T?
When the HOLD pin is driven low while SCK is low during an active SPI transaction, the AT25040AN-10SU-1.8-T immediately suspends communication: SI input is ignored, SO goes high-impedance, and the internal address/byte counter state is preserved. Resuming requires bringing HOLD high while SCK remains low - the transaction continues from the exact point of suspension without reinitialization or data loss.
Can the AT25040AN-10SU-1.8-T be used in automotive applications, and what qualifications does it meet?
The AT25040AN-10SU-1.8-T is specified for industrial temperature range (−40°C to +85°C) and carries RoHS-compliant "U" packaging, but the original Atmel documentation states "Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life." It is not AEC-Q100 qualified and lacks automotive-specific screening or failure-in-time (FIT) data - therefore unsuitable for safety-critical automotive functions.
What is the purpose of the status register bits BP1 and BP0 in the AT25040AN-10SU-1.8-T, and how are they programmed?
BP1 and BP0 in the AT25040AN-10SU-1.8-T status register configure block write protection levels (none, 1/4, 1/2, or full array) as defined in Table 8. They are programmed nonvolatily using the WRSR (Write Status Register) instruction after executing WREN. Once set, protected memory regions reject all WRITE commands unless BP bits are cleared - providing hardware-enforced safeguarding of critical configuration data.
AT25040AN-10SU-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25040AN-10SU-1.8-T FAQ
1.How can I place an order for AT25040AN-10SU-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040AN-10SU-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040AN-10SU-1.8-T reliable?
The price and inventory of AT25040AN-10SU-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040AN-10SU-1.8-T is usually 5 days.
3.What payment methods are accepted for AT25040AN-10SU-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040AN-10SU-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040AN-10SU-1.8-T?
AT25040AN-10SU-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040AN-10SU-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040AN-10SU-1.8-T?
For technical support, including AT25040AN-10SU-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040AN-10SU-1.8-T requirements.
6.How does Aetrix verify that AT25040AN-10SU-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT25040AN-10SU-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040AN-10SU-1.8-T meets industry standards.
7.What is the process for return or replacement of AT25040AN-10SU-1.8-T?
All AT25040AN-10SU-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25040AN-10SU-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040AN-10SU-1.8-T part is unused and in its original packaging.
Return procedure for AT25040AN-10SU-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040AN-10SU-1.8-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
