My Inquiry
My Account
Microchip Technology AT25040AY6-10YH-1.8
- Part No.:
- AT25040AY6-10YH-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT25040AY6-10YH-1.8.pdf
- Description:
- IC EEPROM 4KBIT SPI 8MINI MAP
- Quantity:
- Payment:
- Shipping:
Inventory:4,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040AY6-10YH-1.8 from Microchip Technology (formerly Atmel) is a 4-Kbit SPI serial EEPROM organized as 512 words × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 8-byte page write mode and hardware/software write protection via WP pin and status register. It serves in industrial control systems for parameter storage and calibration data retention.
For engineers reviewing the AT25040AY6-10YH-1.8 datasheet, AT25040AY6-10YH-1.8 pinout, AT25040AY6-10YH-1.8 application, or AT25040AY6-10YH-1.8 equivalent, key selection considerations include 1.8 V minimum supply compatibility, MLP 2×3 mm DFN package footprint, SPI Mode 0/3 support, block write protection granularity (1/4–full array), and automotive-grade temperature range (−40°C to +85°C).
Technical Context
The AT25040AY6-10YH-1.8 implements a synchronous SPI slave interface with dedicated SI/SO lines, CS-controlled selection, and HOLD pin for pausing serial transfers without resetting sequence state. Its internal architecture includes an 8-bit instruction register, status register with BP1/BP0 for nonvolatile block protection, and automatic address increment during page writes.
It uses self-timed internal write cycles (≤5 ms), requires explicit WREN before WRITE, and supports read-while-write status polling via RDSR. Write protection is enforced both by hardware (WP pin low) and software (status register configuration), with four protection levels mapped to memory segments per device density.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4096 bits (512 × 8), sufficient for firmware configuration tables or sensor calibration coefficients in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V microcontrollers. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput parameter updates in real-time control loops. |
| Write Cycle Time | 5 ms max - defines minimum interval between successive page writes; impacts firmware update latency. |
| Endurance | 1 million write cycles - ensures reliable operation over 10+ years in daily logging applications (e.g., 270 writes/day). |
| Data Retention | 100 years at 25°C - guarantees long-term integrity of stored calibration or security keys without refresh. |
| Operating Temperature | −40°C to +85°C - qualified for industrial ambient environments including factory automation and outdoor metering. |
Pinout & Package
AT25040AY6-10YH-1.8 uses an 8-lead Ultra Thin mini-MAP (MLP 2×3 mm) package - a dual-no-lead DFN with 0.50 mm pitch, 2.00 mm × 3.00 mm body, and NiPdAu lead finish (RoHS/halogen-free). This compact, thermally efficient package supports automated reflow assembly and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept instructions; high impedance on SO when CS is high. |
| SCK | Serial Clock | Input-only clock synchronized to master; determines timing for SI sampling and SO output edges (Mode 0/3 compatible). |
| SI | Serial Data Input | Master-to-slave data path for op-codes, addresses, and write data; MSB-first transmission required. |
| SO | Serial Data Output | Slave-to-master data path for read data and status register contents; tri-stated when CS is high or HOLD is active. |
| GND | Ground Reference | Return path for VCC and all I/O signals; requires low-impedance connection to minimize noise coupling into SPI lines. |
| VCC | Power Supply | Single-supply input (1.8–5.5 V); powers internal logic, memory array, and I/O buffers; bypass capacitor recommended. |
| WP | Write Protect | Hardware lock: low disables all write operations regardless of WREN status or status register settings. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., during interrupt servicing) without losing byte count or address pointer state. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 and 3 Support | Interoperates with diverse microcontrollers (e.g., AVR, PIC, ARM Cortex-M) without protocol translation or level-shifting. |
| 8-byte Page Write Mode | Reduces write overhead vs. byte-wise programming - enables efficient bulk updates of configuration blocks within 5 ms. |
| Four-Level Block Protection | BP1/BP0 bits allow selective locking of 0%, 25%, 50%, or 100% of memory - prevents accidental overwrite of critical boot parameters. |
| Self-Timed Write Cycle | Eliminates need for external timing control or polling delay loops; internal timer ensures full write completion before RDY bit clears. |
| Low Standby Current | 0.1 µA at 1.8 V - extends battery life in always-on IoT edge nodes where EEPROM retains wake-up configuration. |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning constants, and fault history logs in programmable logic controllers deployed in harsh factory environments. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed via SPI during power-up and runtime reconfiguration; RDY polling synchronizes writes with control cycle timing. Use Value: Enables field-upgradable machine behavior without firmware reflashing; 100-year retention ensures calibration persistence across equipment lifetime. | Use Scenario: Holding seat position presets, mirror angle offsets, and lighting profiles in automotive door modules operating across −40°C to +85°C. IC Role / Device Role / Timing Role: SPI-connected configuration memory with WP pin hardwired to MCU GPIO for dynamic protection during CAN message processing. Use Value: Prevents corruption during voltage transients on 12 V supply rails; MLP 2×3 mm footprint fits tight space behind door panel electronics. |
| Smart Energy Meter Calibration | Medical Infusion Pump Settings |
Use Scenario: Recording meter-specific gain/offset corrections and tariff schedules in ANSI C12.20-compliant electricity meters exposed to wide thermal cycling. IC Role / Device Role / Timing Role: Low-voltage (1.8 V) EEPROM interfaced to metrology SoC; block protection isolates calibration data from user-modifiable billing parameters. Use Value: Maintains measurement accuracy traceability over 20+ years; 1M endurance supports daily firmware patch logging. | Use Scenario: Storing drug library limits, alarm thresholds, and clinician-defined delivery profiles in Class II medical infusion pumps requiring IEC 62304 compliance. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory with dual protection (WP pin + status register) to prevent unauthorized parameter changes during therapy. Use Value: Meets FDA design controls for data integrity; 5 ms write time allows rapid profile switching between patient treatments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN3TP/K | 4-Kbit SPI EEPROM, 1.8–5.5 V, TSSOP8 package (4.4 mm × 3.0 mm), 10 MHz max clock at 1.8 V. | Larger footprint than MLP 2×3 mm; lacks HOLD pin; no 20 MHz support at 5 V. | Select when board layout accommodates TSSOP and HOLD functionality is unnecessary. |
| BR24G04FJ-3GE2 | 4-Kbit I²C EEPROM, 1.7–5.5 V, 8-pin SOP-J8 (4.9 mm × 6.0 mm), 400 kHz standard mode. | I²C interface (2-wire) instead of SPI; slower protocol; different pinout and command set. | Choose for systems already using I²C buses and where SPI resource contention exists. |
Compared with M95040-DRMN3TP/K and BR24G04FJ-3GE2, the AT25040AY6-10YH-1.8 delivers superior speed (20 MHz SPI), smallest PCB area (2×3 mm DFN), and HOLD functionality for deterministic interrupt handling - making it optimal for high-density, real-time embedded systems requiring robust parameter storage.
Availability
AT25040AY6-10YH-1.8 is available at Aetrix Electronics and suitable for industrial control, automotive body electronics, smart metering, and medical device applications requiring stable component supply, long-term data retention, and RoHS-compliant packaging.
Supply support for AT25040AY6-10YH-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, FPGAs, and memory solutions, with a focus on reliability, longevity, and embedded system integration.
The AT25040AY6-10YH-1.8 belongs to Microchip's legacy Atmel serial EEPROM product line, designed specifically for low-power, low-voltage industrial and automotive applications demanding high endurance and guaranteed data retention under extended thermal stress.
FAQ
What is the maximum clock frequency supported by the AT25040AY6-10YH-1.8 at 1.8 V supply?
The AT25040AY6-10YH-1.8 supports up to 5 MHz SCK frequency when operated at 1.8 V, as specified in Table 4 AC Characteristics under the 1.8–5.5 V column. This ensures reliable communication with ultra-low-power microcontrollers while maintaining timing margins for signal integrity on compact PCBs.
Does the AT25040AY6-10YH-1.8 require an external pull-up resistor on the SO pin?
No, the AT25040AY6-10YH-1.8 features an actively driven SO output with push-pull structure - no external pull-up is needed. The SO pin transitions to high-impedance only when CS is high or HOLD is asserted, eliminating bus contention in multi-slave SPI configurations.
How does block write protection work on the AT25040AY6-10YH-1.8?
Block write protection on the AT25040AY6-10YH-1.8 is controlled by BP1/BP0 bits in the status register. Setting these bits to '01', '10', or '11' locks 25%, 50%, or 100% of the 512-byte array respectively. Protection is enforced independently of WP pin state and persists through power cycles due to nonvolatile storage.
Can the AT25040AY6-10YH-1.8 be used in automotive applications?
Yes, the AT25040AY6-10YH-1.8 is qualified for industrial temperature range (−40°C to +85°C) and listed in the datasheet as "Automotive Devices Available". Its NiPdAu lead finish, green RoHS-compliant packaging, and 100-year data retention meet baseline requirements for non-safety-critical automotive subsystems like body control modules.
What is the purpose of the HOLD pin on the AT25040AY6-10YH-1.8?
The HOLD pin on the AT25040AY6-10YH-1.8 suspends ongoing SPI communication (e.g., during MCU interrupt servicing) without resetting the internal address counter or byte count. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs until de-asserted - preserving transaction state for deterministic real-time response.
AT25040AY6-10YH-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-Mini Map (2x3)
AT25040AY6-10YH-1.8 FAQ
1.How can I place an order for AT25040AY6-10YH-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040AY6-10YH-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040AY6-10YH-1.8 reliable?
The price and inventory of AT25040AY6-10YH-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040AY6-10YH-1.8 is usually 5 days.
3.What payment methods are accepted for AT25040AY6-10YH-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040AY6-10YH-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040AY6-10YH-1.8?
AT25040AY6-10YH-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040AY6-10YH-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040AY6-10YH-1.8?
For technical support, including AT25040AY6-10YH-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040AY6-10YH-1.8 requirements.
6.How does Aetrix verify that AT25040AY6-10YH-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25040AY6-10YH-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040AY6-10YH-1.8 meets industry standards.
7.What is the process for return or replacement of AT25040AY6-10YH-1.8?
All AT25040AY6-10YH-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25040AY6-10YH-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040AY6-10YH-1.8 part is unused and in its original packaging.
Return procedure for AT25040AY6-10YH-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040AY6-10YH-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
