My Inquiry
My Account
Microchip Technology AT25040B-XHL-B
- Part No.:
- AT25040B-XHL-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25040B-XHL-B.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25040B-XHL-B from Microchip Technology is a 4-Kbit SPI Serial EEPROM (512 × 8) optimized for low-voltage, industrial-grade nonvolatile data storage in space-constrained embedded systems. It operates from 1.8V to 5.5V, supports 20 MHz clock rate at 5V, features hardware/software write protection via WP pin and STATUS register, and delivers 1,000,000 write cycles with 100-year data retention.
For engineers reviewing the AT25040B-XHL-B datasheet, AT25040B-XHL-B pinout, AT25040B-XHL-B application, or AT25040B-XHL-B equivalent, this page provides verified electrical specs, validated pin functions, confirmed package mapping (8-lead TSSOP), real-world use scenarios, and two technically documented alternative parts for design-in flexibility.
Technical Context
The AT25040B-XHL-B implements a synchronous SPI slave interface supporting Modes 0 and 3, with data latched on SCK rising edge and output on falling edge. Its internal architecture includes a high-voltage generation circuit for EEPROM programming, a STATUS register with BP1/BP0 block protection bits, and dedicated HOLD/CS control logic enabling pause/resume of serial transfers without resetting the command sequence.
It integrates hardware-level write inhibition via the WP pin (active-low) and software-level protection via WRSR commands, allowing selective locking of 1/4, 1/2, or full memory array. The device enters Standby mode at power-up with WEL = 0 and RDY/BSY = 0, requiring explicit WREN before any WRITE or WRSR operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 words × 8 bits); enables compact firmware parameter storage or calibration data logging |
| Supply Voltage Range | 1.8V to 5.5V; supports direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifters |
| Max Clock Frequency | 20 MHz at VCC ≥ 4.5V; allows fast read/write bursts in high-throughput sensor or control applications |
| Write Cycle Time | ≤ 5 ms max; ensures predictable timeout handling in real-time systems with polling or interrupt-driven status checks |
| Endurance & Retention | 1,000,000 write cycles / 100 years data retention at 55°C; meets long-life requirements for industrial metering and medical devices |
| Operating Temperature | -40°C to +85°C; qualified for deployment in automotive body electronics and outdoor IoT nodes |
| ESD Protection | > 4,000V HBM; enhances robustness during board assembly and field handling in unshielded environments |
Pinout & Package
AT25040B-XHL-B is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP), measuring 4.4 mm × 3.0 mm × 1.2 mm, with gull-wing leads and RoHS-compliant matte tin plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be driven low before SCK transitions to initiate SPI communication; requires pull-up resistor (≤10 kΩ) to VCC for reliable power-up behavior |
| SO | Serial Data Output | Tri-state output delivering MSb-first data on falling SCK edge; enters high-impedance state when CS is high or HOLD is asserted |
| WP | Write-Protect | Hardware lock: pulls low to inhibit all write operations (WRITE, WRSR); does not affect ongoing internal write cycles once initiated |
| GND | Ground Reference | Primary return path for VCC supply and all I/O signals; must be connected to system ground plane for noise immunity |
| SI | Serial Data Input | MSb-first input for opcodes, addresses, and data; sampled on rising SCK edge after CS assertion; ignored during HOLD mode |
| SCK | Serial Clock Input | Master-generated clock synchronizing all SPI transfers; polarity/phase defines SPI Mode 0 or 3; idle state must match CS deassertion timing |
| HOLD | Suspend Control | Pauses serial transfer mid-sequence without resetting state machine; requires SCK low to activate/deactivate; SO goes high-Z while SI/SCK are ignored |
| VCC | Power Supply | Single 1.8–5.5V supply powering core logic and EEPROM array; slew rate ≤ 0.1 V/µs required for clean POR behavior |
Key Features
| Feature | Design Value |
|---|---|
| 8-byte Page Write Mode | Enables burst writes up to 8 bytes per command, reducing transaction overhead versus byte-wise programming |
| Block Write Protection (BP1/BP0) | Configurable via STATUS register to lock 25%, 50%, or 100% of memory - prevents accidental overwrite of critical boot or calibration data |
| Hardware + Software Write Protection | Combines physical WP pin control with WRSR-based register configuration for layered security in safety-critical firmware updates |
| HOLD Function with Zero-Cycle Resume | Allows master to suspend active read/write sequences and resume from exact bit position without retransmitting address or opcode |
| Green Package Options | RoHS-compliant, halide-free, lead-free TSSOP packaging meets global environmental compliance mandates for industrial and consumer products |
Applications
| Industrial Sensor Node | Medical Device Calibration Storage |
|---|---|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in battery-powered wireless environmental monitors. IC Role / Device Role / Timing Role: Nonvolatile parameter storage IC interfaced to an ARM Cortex-M0+ MCU via SPI at 10 MHz; retains data across 10+ year deployments. Use Value: Eliminates need for external backup batteries or supercapacitors due to 100-year data retention and 1.8V operation. | Use Scenario: Holding factory-calibrated ADC gain/offset values and user-adjusted therapy parameters in portable infusion pumps. IC Role / Device Role / Timing Role: Secure configuration storage with hardware WP pin tied to system safety interlock; accessed only during maintenance mode. Use Value: Prevents unauthorized runtime modification via dual-layer protection (WP pin + BP bits), satisfying IEC 62304 Class B requirements. |
| Automotive Body Control Module | Smart Home Gateway Firmware Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12V vehicle subsystems with local LDO regulation. IC Role / Device Role / Timing Role: SPI EEPROM slave operating at 3.3V/5V; withstands -40°C to +85°C ambient and automotive load-dump transients via robust ESD rating. Use Value: Enables personalized user experiences without requiring main MCU flash wear leveling or complex file-system drivers. | Use Scenario: Persisting Wi-Fi credentials, OTA update staging flags, and Zigbee network keys in cloud-connected home hubs. IC Role / Device Role / Timing Role: Low-power configuration store accessed infrequently but requiring guaranteed write integrity under brown-out conditions. Use Value: Self-timed 5 ms write cycle and automatic power-loss detection (via POR circuit) ensure atomic updates even during unstable AC/DC adapter operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95040-DRMN6TP/K | 4-Kbit SPI EEPROM in 8-lead SOIC; identical 1.8–5.5V range and 20 MHz speed, but lacks HOLD pin and uses different STATUS register layout (BP0/BP1 swapped) | No hardware suspend capability; requires software-managed transaction restart on interrupt | Select when HOLD functionality is unused and PCB layout favors SOIC over TSSOP |
| CAT25040VI-GT3 | 4-Kbit SPI EEPROM in 8-lead TSSOP; same pinout and WP/HOLD functions, but rated for -40°C to +125°C and offers faster 25 MHz max clock at 5V | Extended temperature support enables under-hood automotive use; higher speed suits burst-read telemetry logging | Select for extended temp or higher throughput where Microchip's 20 MHz limit is constraining |
Compared with M95040-DRMN6TP/K, AT25040B-XHL-B provides essential HOLD functionality for deterministic interrupt handling; versus CAT25040VI-GT3, it trades 5 MHz speed and +125°C rating for proven qualification in cost-sensitive industrial designs with standard industrial temp requirements.
Availability
AT25040B-XHL-B is available at Aetrix Electronics and suitable for industrial sensor nodes, medical device calibration storage, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for AT25040B-XHL-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The AT25040B-XHL-B belongs to Microchip's AT25xxx family of SPI Serial EEPROMs, engineered specifically for reliable, low-power, pin-efficient nonvolatile storage in resource-constrained embedded systems across industrial, medical, and automotive markets.
FAQ
What is the maximum clock frequency supported by the AT25040B-XHL-B at 3.3V operation?
The AT25040B-XHL-B supports up to 10 MHz SCK frequency when VCC is between 2.5V and 5.5V - covering standard 3.3V operation. This is specified in Table 4-3 of the DS20006251A datasheet. At 3.3V, timing parameters such as tWH, tWL, and tSU scale accordingly to ensure reliable sampling. The device will not operate beyond 10 MHz at 3.3V, even if the 5V-rated 20 MHz spec is referenced.
Does the AT25040B-XHL-B require external pull-up resistors on its SPI lines?
Yes, the AT25040B-XHL-B requires a pull-up resistor (≤10 kΩ) on the CS pin to VCC for robust power-up behavior, as explicitly recommended in Section 2.1 of the datasheet. SO is internally tri-stated and does not require pull-up; SI, SCK, WP, and HOLD are CMOS inputs and may need pull-ups depending on host controller drive strength and PCB routing - though not mandated by the AT25040B-XHL-B itself.
How does the HOLD function interact with an ongoing write cycle in the AT25040B-XHL-B?
The HOLD function has no effect on an internal write cycle already in progress in the AT25040B-XHL-B. As stated in Section 5.3, "the Hold mode, however, does not have an effect on the internal write cycle." While HOLD suspends serial communication (ignoring SI/SCK and forcing SO to high-Z), the EEPROM array continues its self-timed 5 ms write operation uninterrupted. Only new commands are paused - not committed writes.
Can the AT25040B-XHL-B be used in a 1.8V-only system without level shifting?
Yes, the AT25040B-XHL-B is fully specified for 1.8V operation across all DC and AC parameters, including 5 MHz SCK max frequency, VIH/VIL thresholds, and VOL/VOH levels. Its 1.8–5.5V supply range and rail-to-rail compatible I/O allow direct connection to 1.8V microcontrollers without level shifters - confirmed in Tables 4-1, 4-2, and 4-3 of the official datasheet.
What is the factory default state of the STATUS register in the AT25040B-XHL-B?
At shipment, the AT25040B-XHL-B has its STATUS register configured with BP1=0, BP0=0 (no array protection), WEL=0 (write disabled), and RDY/BSY=0 (ready). This is documented in Section 4.6.6 ("Device Default Condition") and Section 6.1, ensuring safe power-up behavior where write operations require explicit WREN before execution.
AT25040B-XHL-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25040B-XHL-B FAQ
1.How can I place an order for AT25040B-XHL-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25040B-XHL-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25040B-XHL-B reliable?
The price and inventory of AT25040B-XHL-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25040B-XHL-B is usually 5 days.
3.What payment methods are accepted for AT25040B-XHL-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25040B-XHL-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25040B-XHL-B?
AT25040B-XHL-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25040B-XHL-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25040B-XHL-B?
For technical support, including AT25040B-XHL-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25040B-XHL-B requirements.
6.How does Aetrix verify that AT25040B-XHL-B is sourced from the original manufacturer or authorized distributors?
All AT25040B-XHL-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25040B-XHL-B meets industry standards.
7.What is the process for return or replacement of AT25040B-XHL-B?
All AT25040B-XHL-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25040B-XHL-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25040B-XHL-B part is unused and in its original packaging.
Return procedure for AT25040B-XHL-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25040B-XHL-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
