Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25080AN-10SI-1.8

Name: AT25080AN-10SI-1.8
Brand: Microchip Technology
SKU: AT25080AN-10SI-1.8
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25080AN-10SI-1.8

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT25080AN-10SI-1.8.pdf

Description:: IC EEPROM 8KBIT SPI 20MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,419

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25080AN-10SI-1.8 from Microchip Technology (formerly Atmel) is a 8K-bit SPI serial EEPROM organized as 1024 × 8 bits, supporting 1.8V to 5.5V supply operation, 20 MHz clock rate at 5V, 32-byte page write, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial microcontroller systems requiring low-voltage reliability.

For engineers reviewing the AT25080AN-10SI-1.8 datasheet, AT25080AN-10SI-1.8 pinout, AT25080AN-10SI-1.8 application, or AT25080AN-10SI-1.8 equivalent, key selection criteria include 1.8V minimum VCC support, 5 ms max self-timed write cycle, block write protection granularity (1/4–full array), HOLD pin suspend capability, and JEDEC SOIC-8 packaging compatibility with industrial temperature range (−40°C to +85°C).

Technical Context

The AT25080AN-10SI-1.8 operates as an SPI slave device with fixed 3-wire interface (CS, SCK, SI/SO), supports SPI modes 0 and 3, and uses MSB-first transmission with op-code–driven command execution (WREN, WRITE, RDSR, WRSR). Its internal architecture includes a nonvolatile status register with BP0/BP1 for memory segmentation and WPEN for hardware write protect enable control.

It implements automatic address incrementing during page writes, roll-over addressing on boundary overflow, and READY/BUSY status reporting via bit 0 of the status register. All write cycles are self-timed with no external erase requirement, and the HOLD pin allows mid-sequence suspension while preserving internal state without CS reset.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	8 Kbit (1024 words × 8 bits); sufficient for firmware parameter tables, calibration data, or device ID storage in space-constrained designs.
Supply Voltage Range	1.8V to 5.5V; enables direct interfacing with 1.8V, 2.7V, 3.3V, and 5V logic domains without level shifting.
Max Clock Frequency	20 MHz at VCC = 5.0V; supports high-throughput configuration reads in real-time embedded systems.
Page Write Size	32 bytes per page; balances write speed and endurance by limiting simultaneous cell stress during programming.
Write Cycle Time	5 ms maximum; defines worst-case latency for non-blocking status polling or timeout-based write completion handling.
Endurance & Retention	1 million write cycles / 100 years data retention; meets long-life requirements for industrial logging and field-upgradeable devices.
Operating Temperature	−40°C to +85°C; qualified for use in automotive body control modules, industrial PLCs, and outdoor metering equipment.

Pinout & Package

AT25080AN-10SI-1.8 is housed in an 8-lead JEDEC SOIC package (8S1), 0.150" wide, with standard gull-wing lead form and 1.27 mm pitch. This RoHS-compliant, surface-mount package supports automated assembly and provides thermal and mechanical stability across industrial temperature cycling.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; must be low to accept SPI commands; high impedance SO output when high.
SCK	Serial Clock	Input-only synchronous timing reference; determines data rate and sampling edge per SPI mode.
SI	Serial Data Input	MOSI input path for op-codes, addresses, and write data; ignored unless CS is asserted and device is write-enabled.
SO	Serial Data Output	MISO output path for read data and status register contents; tri-stated when CS is high or HOLD is active.
WP	Write Protect	Hardware lock for status register and protected memory blocks when WPEN = 1 and WP = low.
HOLD	Communication Suspend	Pauses ongoing SPI transfer without resetting sequence; requires SCK low during assertion/deassertion.
VCC	Power Supply	Single-supply input supporting 1.8–5.5V; powers internal logic, charge pump, and I/O buffers.
GND	Ground	Reference return path for all signals and internal circuitry; must be low-impedance for noise immunity.

Key Features

Feature	Design Value
1.8V Low-Voltage Operation	Enables direct integration into battery-powered or ultra-low-power MCU subsystems without voltage translation.
Block Write Protection (BP0/BP1)	Configurable 1/4, 1/2, or full-array lock prevents accidental overwrite of critical firmware or calibration sectors.
HOLD Pin Functionality	Allows master MCU to temporarily halt EEPROM communication during interrupt service or bus arbitration without losing context.
Self-Timed Write Cycle	Eliminates need for external timing control or busy-wait loops-status polling via RDSR suffices for synchronization.
Industrial Temperature Range	Validated operation from −40°C to +85°C ensures reliability in factory automation, energy metering, and transportation electronics.

Applications

Smart Energy Metering	Industrial PLC Configuration Storage
Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed via SPI during boot and runtime updates; HOLD used during power-fail interrupt handling. Use Value: 1.8V operation enables direct connection to 1.8V metrology ADCs; 100-year retention guarantees decade-long field accuracy without recalibration.	Use Scenario: Holding I/O mapping tables, PID tuning parameters, and safety-critical configuration flags in programmable logic controllers. IC Role / Device Role / Timing Role: SPI-configurable persistent memory for user-defined logic behavior; WP pin hard-locks safety registers against runtime corruption. Use Value: Block protection isolates safety-critical sectors from general firmware updates; 32-byte page writes minimize update time during live system reconfiguration.
Automotive Body Control Module	Medical Diagnostic Equipment Calibration
Use Scenario: Saving seat position presets, mirror angles, and lighting profiles in vehicle BCMs operating across cold cranking (1.8V) to alternator charging (5.5V) conditions. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8V CAN microcontroller; HOLD suspends writes during CAN bus arbitration. Use Value: Dual-voltage support eliminates level shifters; −40°C to +85°C rating matches under-hood thermal envelope requirements.	Use Scenario: Archiving sensor offset corrections, gain coefficients, and regulatory compliance timestamps in portable ultrasound and ECG analyzers. IC Role / Device Role / Timing Role: Secure configuration vault accessed only during factory calibration or service mode; WPEN-controlled hardware lock prevents field tampering. Use Value: 1M write endurance supports frequent recalibration cycles over product lifetime; 100-year retention satisfies medical device traceability mandates.

Smart Energy Metering

Industrial PLC Configuration Storage

Use Scenario: Storing tariff schedules, meter calibration constants, and tamper-event logs in DIN-rail mounted electricity meters.

IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed via SPI during boot and runtime updates; HOLD used during power-fail interrupt handling.

Use Value: 1.8V operation enables direct connection to 1.8V metrology ADCs; 100-year retention guarantees decade-long field accuracy without recalibration.

Use Scenario: Holding I/O mapping tables, PID tuning parameters, and safety-critical configuration flags in programmable logic controllers.

IC Role / Device Role / Timing Role: SPI-configurable persistent memory for user-defined logic behavior; WP pin hard-locks safety registers against runtime corruption.

Use Value: Block protection isolates safety-critical sectors from general firmware updates; 32-byte page writes minimize update time during live system reconfiguration.

Automotive Body Control Module

Medical Diagnostic Equipment Calibration

Use Scenario: Saving seat position presets, mirror angles, and lighting profiles in vehicle BCMs operating across cold cranking (1.8V) to alternator charging (5.5V) conditions.

IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8V CAN microcontroller; HOLD suspends writes during CAN bus arbitration.

Use Value: Dual-voltage support eliminates level shifters; −40°C to +85°C rating matches under-hood thermal envelope requirements.

Use Scenario: Archiving sensor offset corrections, gain coefficients, and regulatory compliance timestamps in portable ultrasound and ECG analyzers.

IC Role / Device Role / Timing Role: Secure configuration vault accessed only during factory calibration or service mode; WPEN-controlled hardware lock prevents field tampering.

Use Value: 1M write endurance supports frequent recalibration cycles over product lifetime; 100-year retention satisfies medical device traceability mandates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95080-DRMN6TP/K	STMicroelectronics 8K SPI EEPROM; identical 8-lead SOIC package, 1.8–5.5V VCC, but rated for −40°C to +105°C (not +125°C); 5 ms write cycle same.	Supports extended industrial temp range up to +105°C; lacks HOLD pin-requires software-managed transaction restart on interruption.	Select when higher upper-temperature margin is needed and HOLD functionality is not required in the host design.
BR24G08FJ-WE2	Rohm 8K SPI EEPROM; 8-lead TSSOP (8A2), 1.7–5.5V VCC, 10 MHz max clock at 1.7V, 5 ms write cycle; includes write protect via WP pin and status register.	TSSOP-8 footprint differs from SOIC-8; lower max clock at low voltage limits throughput in 1.8V systems needing >10 MHz.	Choose for designs already using TSSOP layout or requiring 1.7V minimum operation; verify PCB land pattern compatibility before substitution.

Compared with M95080-DRMN6TP/K and BR24G08FJ-WE2, the AT25080AN-10SI-1.8 uniquely combines JEDEC SOIC-8 compatibility, HOLD pin support, and guaranteed 20 MHz operation at 5V-making it optimal for high-speed, interrupt-resilient industrial MCU interfaces where pinout and timing headroom are critical.

Availability

AT25080AN-10SI-1.8 is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC configuration storage, and automotive body control module designs requiring stable component supply, long-term lifecycle support, and verified industrial-grade reliability.

Supply support for AT25080AN-10SI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full product support, qualification, and manufacturing continuity for the AT25xxx family of serial EEPROMs.

The AT25080AN-10SI-1.8 belongs to Microchip's legacy SPI serial EEPROM product line, engineered for robust, low-power nonvolatile storage in industrial, automotive, and consumer control systems where deterministic timing and data integrity are essential.

FAQ

What is the minimum supply voltage supported by the AT25080AN-10SI-1.8?

The AT25080AN-10SI-1.8 supports a minimum supply voltage of 1.8V across its full industrial temperature range (−40°C to +85°C), enabling direct interface with 1.8V microcontrollers and low-power sensor subsystems without level-shifting circuitry. This specification is validated per DC Characteristics Table on page 3 of the official datasheet (3347G–SEEPR–7/04), with ISB1 standby current <0.1 µA at VCC = 1.8V.

Does the AT25080AN-10SI-1.8 support SPI Mode 0 and Mode 3 exclusively?

Yes, the AT25080AN-10SI-1.8 explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in the Features section of the datasheet. It does not support Modes 1 or 2. The device operates as a strict SPI slave with SCK as input-only, and timing diagrams on pages 12–15 validate setup/hold relationships specific to these two modes.

How does the HOLD pin function during an active SPI transaction on the AT25080AN-10SI-1.8?

The HOLD pin on the AT25080AN-10SI-1.8 suspends serial communication without resetting the internal address counter or command state. To activate HOLD, the pin must be driven low while SCK is low; to resume, it must be driven high while SCK remains low. During HOLD, SI is ignored and SO enters high-impedance-preserving full transaction context for seamless continuation after release.

What memory protection options are available on the AT25080AN-10SI-1.8?

The AT25080AN-10SI-1.8 offers dual-layer protection: hardware write protection via the WP pin (when WPEN = 1) and software-configurable block protection via BP0/BP1 bits in the status register. These bits enable locking 0%, 25%, 50%, or 100% of the 1024-word array-verified in Table 4 (page 10) and functional description (page 7) of the datasheet.

Is the AT25080AN-10SI-1.8 pin-compatible with other members of the AT25xxx family?

Yes, the AT25080AN-10SI-1.8 shares identical pinout, package (8S1 SOIC), and interface protocol with AT25160A, AT25320A, and AT25640A variants. All use the same 8-pin configuration (CS, SO, WP, GND, VCC, HOLD, SCK, SI), allowing drop-in replacement within the same density family when board layout accommodates the shared footprint and timing constraints.

AT25080AN-10SI-1.8 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 8Kbit

Memory Organization:: 1K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT25080AN-10SI-1.8 FAQ

1.How can I place an order for AT25080AN-10SI-1.8 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25080AN-10SI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25080AN-10SI-1.8 reliable?

The price and inventory of AT25080AN-10SI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25080AN-10SI-1.8 is usually 5 days.

3.What payment methods are accepted for AT25080AN-10SI-1.8?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25080AN-10SI-1.8 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25080AN-10SI-1.8?

AT25080AN-10SI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25080AN-10SI-1.8 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25080AN-10SI-1.8?

For technical support, including AT25080AN-10SI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25080AN-10SI-1.8 requirements.

6.How does Aetrix verify that AT25080AN-10SI-1.8 is sourced from the original manufacturer or authorized distributors?

All AT25080AN-10SI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25080AN-10SI-1.8 meets industry standards.

7.What is the process for return or replacement of AT25080AN-10SI-1.8?

All AT25080AN-10SI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25080AN-10SI-1.8, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25080AN-10SI-1.8 part is unused and in its original packaging.

Return procedure for AT25080AN-10SI-1.8:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…