Microchip Technology AT25080B-TH-B
- Part No.:
- AT25080B-TH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25080B-TH-B.pdf
- Description:
- IC EEPROM 8KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25080B-TH-B from Microchip Technology (formerly Atmel) is an 8-Kbit SPI serial EEPROM organized as 1024 × 8-bit memory, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 32-byte page write and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial microcontroller systems requiring low-voltage operation and high reliability.
For engineers reviewing the AT25080B-TH-B datasheet, AT25080B-TH-B pinout, AT25080B-TH-B application, or AT25080B-TH-B equivalent, key selection criteria include its 1.8–5.5 V supply range, 5 ms max self-timed write cycle, 1 million write endurance, 100-year data retention, and TSSOP-8 package with NiPdAu lead finish.
Technical Context
The AT25080B-TH-B implements a standard 3-wire SPI slave interface (CS, SCK, SI/SO), supports SPI modes 0 and 3, and uses MSB-first transmission with op-code–driven command protocol. It features a dedicated HOLD pin for pausing ongoing serial transfers without resetting sequence state and a Write Protect (WP) pin that-when enabled via WPEN bit-blocks writes to protected memory blocks and status register.
Internal architecture includes an 8-bit instruction register, nonvolatile status register with BP0/BP1/TPEN bits controlling 1/4, 1/2, or full array block protection, and automatic address increment during page write. All programming cycles are self-timed; no erase step precedes write, and device powers up in write-disabled state requiring WREN instruction before any write operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8192 bits (1024 words × 8 bits); sufficient for firmware boot parameters, calibration data, or device ID storage in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V; enables direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5.0 V; supports high-speed configuration reads in real-time embedded systems. |
| Write Cycle Time | 5 ms maximum; deterministic timing simplifies host software wait-state management during nonvolatile updates. |
| Endurance & Retention | 1 million write cycles and 100 years data retention; validated for long-life industrial logging and field-upgrade applications. |
| Interface Protocol | SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1); ensures compatibility with broad MCU families including AVR, PIC, and ARM Cortex-M. |
| Operating Temperature | –40°C to +85°C; qualified for industrial-grade deployment in harsh ambient environments. |
Pinout & Package
AT25080B-TH-B is packaged in an 8-lead Plastic Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, JEDEC-compliant footprint (package code 8A2), with NiPdAu lead finish for enhanced solderability and corrosion resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept commands; high-Z SO when CS high prevents bus contention. |
| SCK | Serial Clock | Master-generated clock input; synchronizes all SI/SO data transfers; determines maximum interface speed. |
| SI | Serial Data Input | Command, address, and write-data input path; ignored during HOLD or when CS is high. |
| SO | Serial Data Output | Read-data output path; tri-stated when CS high or during HOLD; supports multi-device SPI daisy-chaining. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; requires low-impedance PCB connection to minimize noise coupling. |
| VCC | Power Supply | Single-supply input (1.8–5.5 V); decoupling capacitor (0.1 µF) recommended near pin for stable operation. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN = 1; tied high for full write access. |
| HOLD | Communication Suspend | Pauses active SPI transfer without resetting internal state; allows host to service higher-priority interrupts mid-sequence. |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte Page Write | Enables efficient burst programming of configuration blocks without per-byte overhead, reducing total write time by up to 32× vs. byte-write mode. |
| Block Write Protection | Four configurable protection levels (none, 1/4, 1/2, full array) implemented via nonvolatile BP0/BP1 bits, preventing accidental overwrite of critical firmware sections. |
| Hardware + Software Write Protection | Combines WP pin control (hardware) with WRSR instruction (software) for layered security-e.g., factory-set protection enforced even if firmware is compromised. |
| HOLD Pin Functionality | Allows deterministic pause/resume of ongoing read/write sequences, enabling time-critical interrupt handling without data loss or re-synchronization logic. |
| Low-Power Standby Current | As low as 0.1 µA at 1.8 V (ISB1), minimizing quiescent power in battery-backed or energy-harvesting systems. |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing temperature-compensation coefficients and sensor offset values in programmable industrial transmitters. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during power-up and periodic recalibration; retains data across 10+ year product lifecycle. Use Value: Eliminates need for external trimming components and enables field-updatable calibration without hardware modification. | Use Scenario: Holding patient-specific therapy settings and device serialization data in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store with write protection preventing unauthorized parameter changes during operation. Use Value: Meets IEC 62304 Class B software requirements by ensuring integrity of safety-critical operational parameters. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Backup |
Use Scenario: Saving window position limits, mirror presets, and seat memory in 12 V automotive BCMs with 3.3 V logic rails. IC Role / Device Role / Timing Role: Low-voltage SPI EEPROM interfaced directly to 3.3 V MCU; withstands load-dump transients via robust ESD rating. Use Value: Enables user-customizable vehicle settings persistence across battery disconnects and ignition cycles. | Use Scenario: Backing up meter firmware checksums and tariff tables during OTA updates in ANSI C12.22–compliant smart meters. IC Role / Device Role / Timing Role: High-endurance nonvolatile storage for infrequent but mission-critical firmware metadata updates. Use Value: Guarantees update atomicity and rollback capability using 1M-cycle endurance and 5 ms write guarantee. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95080-DRMN6TP/K | STMicroelectronics 8-Kbit SPI EEPROM; identical 1.8–5.5 V range, 20 MHz max clock, TSSOP-8 package, but rated for –40°C to +125°C extended temp. | Preferred for under-hood automotive use where ambient exceeds +85°C; same pinout and command set enable drop-in replacement in most designs. | Select M95080-DRMN6TP/K when extended temperature qualification or AEC-Q100 compliance is required. |
| BR24G08NUX-10 | Rohm 8-Kbit I²C EEPROM; operates at 1.7–5.5 V, supports 400 kHz standard-mode and 1 MHz fast-mode I²C, in 8-pin TSSOP (same 4.4 mm body). | Requires I²C-capable MCU instead of SPI; lacks HOLD pin and block protection granularity; simpler two-wire interface reduces PCB routing complexity. | Choose BR24G08NUX-10 when system already uses I²C peripherals and SPI resources are constrained. |
Compared with AT25080B-TH-B, M95080-DRMN6TP/K offers extended temperature range without sacrificing speed or package compatibility, while BR24G08NUX-10 trades SPI flexibility for I²C simplicity and lower pin count-both require validation of timing margins and protection scheme alignment in final design.
Availability
AT25080B-TH-B is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter applications requiring stable component supply across extended product lifecycles.
Supply support for AT25080B-TH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and continues to manufacture and support the AT25080B family as part of its broad serial EEPROM portfolio.
The AT25080B series was designed specifically for low-power, low-voltage embedded systems needing reliable, pin-compatible serial EEPROM with flexible write protection and industrial temperature operation.
FAQ
What is the maximum clock frequency supported by the AT25080B-TH-B at 3.3 V operation?
The AT25080B-TH-B supports up to 10 MHz SCK frequency when VCC = 2.7–5.5 V (per Table 0-4 AC Characteristics). At 3.3 V, this 10 MHz limit applies-lower than the 20 MHz maximum specified only at 4.5–5.5 V. Designers must configure their MCU's SPI peripheral accordingly to avoid setup/hold violations.
Does the AT25080B-TH-B require an external pull-up resistor on the SO pin?
No, the AT25080B-TH-B does not require an external pull-up on the SO pin. Its SO output is actively driven high or low during read operations and enters high-impedance state when CS is high or during HOLD-no open-drain behavior necessitates pull-up. External pull-ups may cause bus contention and are not recommended.
How is block write protection configured on the AT25080B-TH-B?
Block write protection on the AT25080B-TH-B is configured by writing to the status register using the WRSR instruction. Bits BP1 and BP0 determine protection level (none, 1/4, 1/2, or full array), while WPEN enables/disables hardware protection via the WP pin. These bits are nonvolatile and retain settings after power cycle.
Can the AT25080B-TH-B be used with a 1.8 V microcontroller without level shifters?
Yes, the AT25080B-TH-B supports full 1.8 V operation: VCC = 1.8–5.5 V, VIH min = 0.7 × VCC, and VOL2 = 0.2 V at IOL = 0.15 mA. When interfaced with a 1.8 V MCU, all logic thresholds and drive strengths remain compatible-no level shifting is needed for either SI or SO lines.
What happens to the AT25080B-TH-B during a power brownout below 1.8 V?
Below 1.8 V, the AT25080B-TH-B enters undefined operation: the datasheet specifies VCC1 min = 1.8 V. Internal circuitry-including write protection and status register-may become unreliable. To prevent corruption, systems must ensure VCC remains ≥1.8 V during active communication or implement power-fail detection to inhibit writes before brownout occurs.
AT25080B-TH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25080B-TH-B FAQ
1.How can I place an order for AT25080B-TH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25080B-TH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25080B-TH-B reliable?
The price and inventory of AT25080B-TH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25080B-TH-B is usually 5 days.
3.What payment methods are accepted for AT25080B-TH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25080B-TH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25080B-TH-B?
AT25080B-TH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25080B-TH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25080B-TH-B?
For technical support, including AT25080B-TH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25080B-TH-B requirements.
6.How does Aetrix verify that AT25080B-TH-B is sourced from the original manufacturer or authorized distributors?
All AT25080B-TH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25080B-TH-B meets industry standards.
7.What is the process for return or replacement of AT25080B-TH-B?
All AT25080B-TH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25080B-TH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25080B-TH-B part is unused and in its original packaging.
Return procedure for AT25080B-TH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25080B-TH-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
